Electronic warfare digital signal processing on COTS computer systems with reconfigurable architectures

被引:0
|
作者
Fouts, Douglas J. [1 ]
Macklin, Kendrick R. [1 ]
Zulaica, Daniel P. [1 ]
Duren, Russell W. [2 ]
机构
[1] Department of Electrical and Computer Engineering, U.S. Naval Postgraduate School, 833 Dyer Rd., Monterey, CA 93943
[2] Engineering Department, Baylor University, Waco, TX 76798
关键词
Computer architecture - Electronic warfare - Mathematical models - Radar - Software engineering;
D O I
10.2514/1.17265
中图分类号
学科分类号
摘要
Commercial off-the-shelf computer systems with reconfigurable architectures have recently become available. Some of these machines have architectures, features, and software development environments that seem to make them useful for digital signal processing, especially in electronic warfare and radar signal processing applications. This paper describes experiments to evaluate the architecture, features, software development environment, and performance of one such computer, the SRC Computers model SRC-6e, using an electronic warfare signal processing application.
引用
收藏
页码:414 / 429
相关论文
共 50 条
  • [21] Application of dynamically reconfigurable processors in digital signal processing
    Mlinaric, Hrvoje
    Kovac, Mario
    Knezovic, Josip
    SIGMAP 2006: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND MULTIMEDIA APPLICATIONS, 2006, : 343 - +
  • [22] ELECTRONIC WARFARE SIGNAL-PROCESSING IN THE YEAR-2000
    PEOT, MA
    MICROWAVE JOURNAL, 1987, 30 (02) : 169 - &
  • [23] Guest editorial: Reconfigurable signal processing systems
    Burleson, W
    Shanbhag, N
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (1-2): : 5 - 6
  • [24] Guest Editorial: Reconfigurable Signal Processing Systems
    Wayne Burleson
    Naresh Shanbhag
    Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 5 - 6
  • [25] Applied digital signal processing systems for vortex flowmeter with digital signal processing
    Xu, Ke-Jun
    Zhu, Zhi-Hai
    Zhou, Yang
    Wang, Xiao-Fen
    Liu, San-Shan
    Huang, Yun-Zhi
    Chen, Zhi-Yuan
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2009, 80 (02):
  • [26] COMPUTER ARCHITECTURE FOR DIGITAL SIGNAL-PROCESSING
    ALLEN, J
    PROCEEDINGS OF THE IEEE, 1985, 73 (05) : 852 - 873
  • [27] A two-level reconfigurable architecture for digital signal processing
    Myjak, MJ
    Delgado-Frias, JG
    VLSI'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON VLSI, 2003, : 21 - 27
  • [28] COMPLETELY-PIPELINED ARCHITECTURES FOR DIGITAL SIGNAL-PROCESSING
    CAPPELLO, PR
    STEIGLITZ, K
    IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1983, 31 (04): : 1016 - 1023
  • [29] CORDIC- Based VLSI architectures for digital signal processing
    Hu, Yu Hen
    IEEE SIGNAL PROCESSING MAGAZINE, 1992, 9 (03) : 16 - 35
  • [30] Reconfigurable hardware based digital signal processing for wireless communications
    Page, KJ
    Arrigo, JF
    Chau, PM
    ADVANCED SIGNAL PROCESSING: ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS VII, 1997, 3162 : 529 - 540