Electronic warfare digital signal processing on COTS computer systems with reconfigurable architectures

被引:0
|
作者
Fouts, Douglas J. [1 ]
Macklin, Kendrick R. [1 ]
Zulaica, Daniel P. [1 ]
Duren, Russell W. [2 ]
机构
[1] Department of Electrical and Computer Engineering, U.S. Naval Postgraduate School, 833 Dyer Rd., Monterey, CA 93943
[2] Engineering Department, Baylor University, Waco, TX 76798
关键词
Computer architecture - Electronic warfare - Mathematical models - Radar - Software engineering;
D O I
10.2514/1.17265
中图分类号
学科分类号
摘要
Commercial off-the-shelf computer systems with reconfigurable architectures have recently become available. Some of these machines have architectures, features, and software development environments that seem to make them useful for digital signal processing, especially in electronic warfare and radar signal processing applications. This paper describes experiments to evaluate the architecture, features, software development environment, and performance of one such computer, the SRC Computers model SRC-6e, using an electronic warfare signal processing application.
引用
收藏
页码:414 / 429
相关论文
共 50 条
  • [1] Transients in reconfigurable digital signal processing systems
    Péceli, G
    Kovácsházy, T
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1999, 48 (05) : 986 - 989
  • [2] Transients in reconfigurable digital signal processing systems
    Department of Measurement and Information Systems, Technical University of Budapest, H-1521 Budapest, Hungary
    IEEE Trans. Instrum. Meas., 5 (986-989):
  • [3] Parallel processing architectures for reconfigurable systems
    Vissers, KA
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 396 - 397
  • [4] A RECONFIGURABLE SYSTEM FOR DIGITAL SIGNAL PROCESSING
    Letian, Huang
    Guangfun, Li
    2008 5TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES, VOLS 1 AND 2, 2008, : 25 - 28
  • [5] A Reconfigurable System for Digital Signal Processing
    Huang Letian
    Li Guangjun
    ICSP: 2008 9TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-5, PROCEEDINGS, 2008, : 439 - 442
  • [6] A reconfigurable architecture for digital signal processing
    Schlereth, F
    Emeny, S
    Slamani, MA
    ERSA 2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2001, : 92 - 98
  • [7] Advances in signal processing technology for electronic warfare
    Stephens, JP
    IEEE AEROSPACE AND ELECTRONIC SYSTEMS MAGAZINE, 1996, 11 (11) : 31 - 38
  • [8] DUAL SYSTOLIC ARCHITECTURES FOR VLSI DIGITAL SIGNAL-PROCESSING SYSTEMS
    BRIDGES, GE
    PRIES, W
    MCLEOD, RD
    YUNIK, M
    GULAK, PG
    CARD, HC
    IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (10) : 916 - 923
  • [9] Low power architectures for digital signal processing
    Masselos, K
    Merakos, P
    Stouraitis, T
    Goutis, CE
    JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (07) : 551 - 571
  • [10] Reconfigurable Computing for Digital Signal Processing: A Survey
    Russell Tessier
    Wayne Burleson
    Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 7 - 27