1-GHz portable digital delay-locked loop with infinite phase capture ranges

被引：0

作者：

Minami, Koichiro ^{[1
]}

Mizuno, Masayuki ^{[1
]}

Yamaguchi, Hiroshi ^{[1
]}

Nakano, Toshihiko ^{[1
]}

Matsushima, Yusuke ^{[1
]}

Sumi, Yoshikazu ^{[1
]}

Sato, Takanori ^{[1
]}

Yamashida, Hisashi ^{[1
]}

Yamashina, Masakazu ^{[1
]}

机构：

[1] NEC Corp, Sagamihara-shi, Japan

来源：

IEICE Transactions on Electronics | 2001年 / 02期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：220 / 228

共 50 条

[41] All-digital delay-locked loop/pulsewidth-control loop with adjustable duty cycles
Wang, You-Jen
Kao, Shao-Ku
Liu, Shen-Iuan
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (06) : 1262 - 1274
[42] A 2.4-GHz 1.5-mW Digital Multiplying Delay-Locked Loop Using Pulsewidth Comparator and Double Injection Technique
Kim, Hyunik
Kim, Yongjo
Kim, Taeik
Ko, Hyung-Jong
Cho, Seonghwan
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (11) : 2934 - 2946
[43] Design of low-jitter 1-GHz phase-locked loops for digital clock generation
Rhee, Woogeun
Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 2
[44] A low jitter multiplying delay-locked loop with static phase offset elimination applied to time-to-digital converter
Wu, Jin
Chen, Shuang
Hu, Kang
Zheng, Lixia
Sun, Weifeng
MICROELECTRONICS JOURNAL, 2020, 106
[45] Design of low-jitter 1-GHz phase-locked loops for digital clock generation
Rhee, W
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 520 - 523
[46] A 20-MHz to 3-GHz Wide-Range Multiphase Delay-Locked Loop
Chuang, Chi-Nan
Liu, Shen-Iuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (11) : 850 - 854
[47] 100MHz all-digital delay-locked loop for low power application
Kim, BS
Kim, LS
ELECTRONICS LETTERS, 1998, 34 (18) : 1739 - 1740
[48] An All-Digital Delay-Locked Loop for High-Speed Memory Interface Applications
Chen, Shih-Lun
Ho, Ming-Jing
Sun, Yu-Ming
Lin, Maung Wai
Lai, Jung-Chin
2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
[49] A 2.4-8 GHz Phase Rotator Delay-Locked Loop Using Cascading Structure for Direct Input-Output Phase Detection
Park, Hyunsu
Sim, Jincheol
Choi, Yoonjae
Choi, Jonghyuck
Kwon, Youngwook
Kim, Chulwoo
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (03) : 794 - 798
[50] 50 GHz monolithic RSFQ digital phase locked loop
Brock, Darren K.
Pambianchi, Michael S.
IEEE MTT-S International Microwave Symposium Digest, 2000, 1 : 353 - 356

← 1 2 3 4 5 →