1-GHz portable digital delay-locked loop with infinite phase capture ranges

被引：0
|
作者：
Minami, Koichiro [1 ]
Mizuno, Masayuki [1 ]
Yamaguchi, Hiroshi [1 ]
Nakano, Toshihiko [1 ]
Matsushima, Yusuke [1 ]
Sumi, Yoshikazu [1 ]
Sato, Takanori [1 ]
Yamashida, Hisashi [1 ]
Yamashina, Masakazu [1 ]
机构：
[1] NEC Corp, Sagamihara-shi, Japan
来源：
IEICE Transactions on Electronics | 2001年 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
11
引用
收藏
页码：220 / 228
相关论文
共 50 条
  • [1] A 1-GHz portable digital delay-locked loop with infinite phase capture ranges
    Minami, K
    Mizuno, M
    Yamaguchi, H
    Nakano, T
    Matsushima, Y
    Sumi, Y
    Sato, T
    Yamashida, H
    Yamashina, M
    IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (02): : 220 - 228
  • [2] A Semi-Digital Delay-Locked Loop with Infinite Phase Capture Range and Excellent Linearity
    Ding, Yi
    Duan, Xi
    Zang, Jiandong
    Wan, Xianjie
    Liu, Jun
    Yang, Weidong
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [3] A 0.15 to 2.2 GHz All-Digital Delay-Locked Loop
    Park, Dongjun
    Park, Geontae
    Kim, Jongsun
    2017 IEEE 15TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2017, : 261 - 264
  • [4] A 0.1-1.5 GHz All-Digital Phase Inversion Delay-Locked Loop
    Han, Sangwoo
    Kim, Taejin
    Kim, Jongsun
    PROCEEDINGS OF THE 2013 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2013, : 341 - 344
  • [5] A Delay-Locked Loop with Digital Background Calibration
    Lin, Wei-Ming
    Teng, Kuang-Fu
    Liu, Shen-Iuan
    2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 317 - 320
  • [6] Hybrid DPWM with digital delay-locked loop
    Yousefzadeh, Vahid
    Takayama, Toru
    Maksimovic, Dragan
    PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON COMPUTERS IN POWER ELECTRONICS, 2006, : 142 - +
  • [7] An infinite phase shift delay-locked loop with voltage-controlled sawtooth delay line
    Chen, Chao-Chyun
    Liu, Shen-Iuan
    2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 448 - 451
  • [8] An Infinite Phase Shift Delay-Locked Loop With Voltage-Controlled Sawtooth Delay Line
    Chen, Chao-Chyun
    Liu, Shen-Iuan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (11) : 2413 - 2421
  • [9] A 2.5 GHz all-digital delay-locked loop in 0.13 μm CMOS technology
    Yang, Rong-Jyi
    Liu, Shen-Iuan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (11) : 2338 - 2347
  • [10] A Fast-lock Digital Delay-Locked Loop Controller
    Ye, Bo
    Li, Tianwang
    Han, Xingcheng
    Luo, Min
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 809 - +
12345