Real-time execution monitoring on multi-processor system-on-chip

被引：0
|
作者：
Holma, Kalle [1 ]
Arpinen, Tero [1 ]
Salminen, Erno [1 ]
Hännikäinen, Marko [1 ]
Hämäläinen, Timo D. [1 ]
机构：
[1] Tampere University of Technology, Department of Computer Systems, P.O. Box 553, FI-33101 Tampere, Finland
来源：
2008 International Symposium on System-on-Chip Proceedings, SOC 2008 | 2008年
关键词：
Compendex;
D O I：
4694872
中图分类号：
学科分类号：
摘要：
Application specific integrated circuits - System-on-chip - Mapping - Multiprocessing systems - Visualization - Integrated circuit design
引用
收藏
相关论文
共 50 条
  • [31] Power Dissipation of the Network-on-Chip in Multi-Processor System-on-Chip Dedicated for Video Coding Applications
    Dragomir Milojevic
    Luc Montperrus
    Diederik Verkest
    Journal of Signal Processing Systems, 2009, 57 : 139 - 153
  • [32] A power-efficient methodology for mapping applications on Multi-processor System-on-Chip architectures
    Beltrame, Giovanni
    Sciuto, Donatella
    Silvano, Cristina
    VLSI-SOC: RESEARCH TRENDS IN VLSI AND SYSTEMS ON CHIP, 2008, : 177 - 196
  • [33] Real-Time Predictability on Multi-Processor and Multi-Core Architectures
    Sebestyen, Gheorghe
    Marfievici, Ramona
    2009 IEEE 5TH INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTER COMMUNICATION AND PROCESSING, PROCEEDINGS, 2009, : 359 - 362
  • [34] Power Dissipation of the Network-on-Chip in Multi-Processor System-on-Chip Dedicated for Video Coding Applications
    Milojevic, Dragomir
    Montperrus, Luc
    Verkest, Diederik
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (02): : 139 - 153
  • [35] Workload correlations in multi-processor hard real-time systems
    Wandeler, Ernesto
    Thiele, Lothar
    JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 2007, 73 (02) : 207 - 224
  • [36] An adaptive scheduler for embedded multi-processor real-time systems
    Lee, Liang-Teh
    Tseng, Chia-Ying
    Hsu, Shieh-Jie
    TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 331 - 336
  • [37] Multi-processor System-on-Chip Design Space Exploration based on Multi-level Modeling Techniques
    Mariani, Giovanni
    Palermo, Gianluca
    Silvano, Cristina
    Zaccaria, Vittorio
    2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2009, : 118 - +
  • [38] Time synchronization for an emulated CAN device on a Multi-Processor System on Chip
    Breaban, Gabriela
    Koedam, Martijn
    Stuijk, Sander
    Goossens, Kees
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 52 : 523 - 533
  • [39] Minimizing memory utilization of real-time task sets in single and multi-processor systems-on-a-chip
    Gai, P
    Lipari, G
    Di Natale, M
    22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2001, : 73 - 83
  • [40] An asynchronous hierarchical router for networks-on-chip-based three-dimensional multi-processor system-on-chip
    Lafi, Walid
    Lattard, Didier
    Jerrya, Ahmed
    SOFTWARE-PRACTICE & EXPERIENCE, 2012, 42 (07): : 877 - 890
12345