S-DIRECT: Scalable and dynamically reconfigurable tcam architecture for high-speed IP lookup

被引：0

作者：

Ayylldlz, Nizam ^{[1
]}

Schmidt, Ece Güran ^{[2
]}

Güran, Hasan Cengiz ^{[2
]}

机构：

[1] ASELSAN Inc., Ankara, Turkey

[2] Department of Electrical and Electronics Engineering, Middle East Technical University, Ankara, Turkey

来源：

Computer Journal | 2014年 / 58卷 / 06期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：1443 / 1455

共 50 条

[41] Low-Power/High-Speed Scalable and Subchannelizable FFT Architecture for SOFDMA Application [J].

Lee, Yang-Han ;

Chiang, Jen-Shiun ;

Chou, Yen-Hsih ;

Lee, Yu-Shih ;

Tseng, Hsien-Wei ;

Chuang, Ming-Hsueh .

JOURNAL OF APPLIED SCIENCE AND ENGINEERING, 2008, 11 (03) :313-324

[42] A High-Speed, Scalable, and Programmable Traffic Manager Architecture for Flow-Based Networking [J].

Benacer, Imad ;

Boyer, Francois-Raymond ;

Savaria, Yvon .

IEEE ACCESS, 2019, 7 :2231-2243

[43] GLOBAL HIGH-SPEED WAN ARCHITECTURE FOR THE 90S [J].

DESPRES, R .

COMPUTER NETWORKS AND ISDN SYSTEMS, 1991, 23 (1-3) :125-128

[44] Reconfigurable Multi-Array Architecture for Low-Power and High-Speed Embedded Systems [J].

Kim, Yoonjin .

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2011, 11 (03) :207-220

[45] Novel, high-speed, reconfigurable demapper-symbol deinterleaver architecture for DVB-T [J].

Horvath, Laszlo ;

Dhaou, Imed Ben ;

Tenhunen, Hannu ;

Isoaho, Jouni .

Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 4

[46] A novel, high-speed, reconfigurable demapper-symbol deinterleaver architecture for DVB-T [J].

Horvath, L ;

Ben Dhaou, I ;

Tenhunen, H ;

Isoaho, J .

ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4: IMAGE AND VIDEO PROCESSING, MULTIMEDIA, AND COMMUNICATIONS, 1999, :382-385

[47] The architecture of NG-MON: A passive network monitoring system for high-speed IP networks [J].

Han, SH ;

Kim, MS ;

Ju, HT ;

Hong, JWK .

MANAGEMENT TECHNOLOGIES FOR E-COMMERCE AND E-BUSINESS APPLICATIONS, PROCEEDINGS, 2002, 2506 :16-27

[48] High-speed bulk data transfer architecture for Gbit/s throughput [J].

Kotabe, S ;

Hashimoto, M ;

Hagimoto, K .

ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 2003, 86 (11) :57-65

[49] Architecture design, performance analysis and VLSI implementation of a reconfigurable shared buffer for high-speed switch/router [J].

Wu, Ling ;

Li, Cheng .

INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2009, 22 (02) :159-186

[50] Reconfigurable Concurrent VLSI (FPGA) Design Architecture of CRC-32 for high-speed data communication [J].

Mitra, Jubin ;

Nayak, Tapan K. .

2015 IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS, 2015, :112-117

← 1 2 3 4 5 →