S-DIRECT: Scalable and dynamically reconfigurable tcam architecture for high-speed IP lookup

被引：0
作者：
Ayylldlz, Nizam [1 ]
Schmidt, Ece Güran [2 ]
Güran, Hasan Cengiz [2 ]
机构：
[1] ASELSAN Inc., Ankara, Turkey
[2] Department of Electrical and Electronics Engineering, Middle East Technical University, Ankara, Turkey
来源：
Computer Journal | 2014年 / 58卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1443 / 1455
相关论文
共 50 条
  • [31] A high-speed reconfigurable defuzzification architecture for true centre-of-gravity computations
    Lees, MJ
    Campbell, DA
    Devlin, JC
    [J]. ANZIIS 96 - 1996 AUSTRALIAN NEW ZEALAND CONFERENCE ON INTELLIGENT INFORMATION SYSTEMS, PROCEEDINGS, 1996, : 224 - 227
  • [32] A new VLSI architecture for a reconfigurable, high-speed, digital Rank Order Filter
    Toscano, George J.
    Saha, Pran K.
    Alam, A. H. M. Zahirul
    [J]. 2008 INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING, VOLS 1-3, 2008, : 764 - +
  • [33] VLSI design of a high-speed RSA crypto-coprocessor with reconfigurable architecture
    State Key Laboratory of ASIC and System, Fudan University, Shanghai 200433, China
    [J]. Jisuanji Yanjiu yu Fazhan, 2006, 6 (1076-1082): : 1076 - 1082
  • [34] Reconfigurable architecture for high-speed implementations of DES, 3DES and AES
    Gao, Na-Na
    Li, Zhan-Cai
    Wang, Qin
    [J]. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2006, 34 (08): : 1386 - 1390
  • [35] Accelerating FCM Algorithm Using High-Speed FPGA Reconfigurable Computing Architecture
    Abedalmuhdi Almomany
    Amin Jarrah
    Anwar Al Assaf
    [J]. Journal of Electrical Engineering & Technology, 2023, 18 : 3209 - 3217
  • [36] ShareStreams: A scalable architecture and hardware support for high-speed QoS packet schedulers
    Krishnamurthy, R
    Yalamanchili, S
    Schwan, K
    West, R
    [J]. 12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 115 - 124
  • [37] A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification
    Jiang, Weirong
    Prasanna, Viktor K.
    [J]. 2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 24 - 31
  • [38] Design and implementation of a scalable switch architecture for efficient high-speed data multicasting
    Li, Cheng
    Venkatesan, R.
    Heys, Howard M.
    [J]. INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2007, 20 (09) : 1011 - 1036
  • [39] A Hybrid Hardware Architecture for High-Speed IP Lookups and Fast Route Updates
    Luo, Layong
    Xie, Gaogang
    Xie, Yingke
    Mathy, Laurent
    Salamatian, Kave
    [J]. IEEE-ACM TRANSACTIONS ON NETWORKING, 2014, 22 (03) : 957 - 969
  • [40] Low-Latency Scalable Switch Architecture for ATM/WDM High-speed Networks
    Ushadevi, M. B.
    Mahesh, H. M.
    Ravikumar, H. M.
    [J]. ICIAS 2007: INTERNATIONAL CONFERENCE ON INTELLIGENT & ADVANCED SYSTEMS, VOLS 1-3, PROCEEDINGS, 2007, : 462 - +
12345