S-DIRECT: Scalable and dynamically reconfigurable tcam architecture for high-speed IP lookup

被引：0

作者：

Ayylldlz, Nizam ^{[1
]}

Schmidt, Ece Güran ^{[2
]}

Güran, Hasan Cengiz ^{[2
]}

机构：

[1] ASELSAN Inc., Ankara, Turkey

[2] Department of Electrical and Electronics Engineering, Middle East Technical University, Ankara, Turkey

来源：

Computer Journal | 2014年 / 58卷 / 06期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：1443 / 1455

共 50 条

[21] A high-speed transceiver architecture implementable as synthesizable IP core [J].

Wortmann, A ;

Simon, S ;

Müller, M .

DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2004, :46-51

[22] SCALABLE HIGH-THROUGHPUT SRAM-BASED ARCHITECTURE FOR IP-LOOKUP USING FPGA [J].

Le, Hoang ;

Jiang, Weirong ;

Prasanna, Viktor K. .

2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, :137-142

[23] A novel ultra high-speed multi-layer table lookup method using TCAM for differentiated services in the Internet [J].

Uga, M ;

Shiomoto, K .

2001 IEEE WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2001, :240-244

[24] High-speed IP routing with binary decision diagrams based hardware address lookup engine [J].

Sangireddy, R ;

Somani, AK .

IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2003, 21 (04) :513-521

[25] High-Speed Configuration Strategy for Configurable Logic Block-based TCAM Architecture on FPGA [J].

Ullah, Inayat ;

Afzaal, Umar ;

Ullah, Zahid ;

Lee, Jeong-A .

2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), 2018, :16-21

[26] A reconfigurable 8 GOP ASIC architecture for high-speed data communications [J].

Grayver, E ;

Daneshrad, B .

IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2000, 18 (11) :2161-2171

[27] Scalable Processor Core for High-speed Pattern Matching Architecture on FPGA [J].

Alyushin, A. V. ;

Alyushin, S. A. ;

Arkhangelsky, V. G. .

2016 THIRD INTERNATIONAL CONFERENCE ON DIGITAL INFORMATION PROCESSING, DATA MINING, AND WIRELESS COMMUNICATIONS (DIPDMWC), 2016, :148-153

[28] A scalable DSP-architecture for high-speed color document compression [J].

Thierschmann, M ;

Barthel, KU ;

Martin, UE .

DOCUMENT RECOGNITION AND RETRIEVAL VIII, 2001, 4307 :158-166

[29] Accelerating FCM Algorithm Using High-Speed FPGA Reconfigurable Computing Architecture [J].

Almomany, Abedalmuhdi ;

Jarrah, Amin ;

Al Assaf, Anwar .

JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2023, 18 (04) :3209-3217

[30] VLSI design of a high-speed RSA crypto-processor with reconfigurable architecture [J].

Fan, Y ;

Zeng, XY ;

Zhang, Z ;

Chen, A ;

Zhang, QL .

ISSPA 2005: The 8th International Symposium on Signal Processing and its Applications, Vols 1 and 2, Proceedings, 2005, :307-310

← 1 2 3 4 5 →