S-DIRECT: Scalable and dynamically reconfigurable tcam architecture for high-speed IP lookup

被引：0
作者：
Ayylldlz, Nizam [1 ]
Schmidt, Ece Güran [2 ]
Güran, Hasan Cengiz [2 ]
机构：
[1] ASELSAN Inc., Ankara, Turkey
[2] Department of Electrical and Electronics Engineering, Middle East Technical University, Ankara, Turkey
来源：
Computer Journal | 2014年 / 58卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1443 / 1455
相关论文
共 50 条
  • [21] A high-speed transceiver architecture implementable as synthesizable IP core
    Wortmann, A
    Simon, S
    Müller, M
    DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2004, : 46 - 51
  • [22] SCALABLE HIGH-THROUGHPUT SRAM-BASED ARCHITECTURE FOR IP-LOOKUP USING FPGA
    Le, Hoang
    Jiang, Weirong
    Prasanna, Viktor K.
    2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 137 - 142
  • [23] A novel ultra high-speed multi-layer table lookup method using TCAM for differentiated services in the Internet
    Uga, M
    Shiomoto, K
    2001 IEEE WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2001, : 240 - 244
  • [24] High-speed IP routing with binary decision diagrams based hardware address lookup engine
    Sangireddy, R
    Somani, AK
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2003, 21 (04) : 513 - 521
  • [25] A reconfigurable 8 GOP ASIC architecture for high-speed data communications
    Grayver, E
    Daneshrad, B
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2000, 18 (11) : 2161 - 2171
  • [26] Scalable Processor Core for High-speed Pattern Matching Architecture on FPGA
    Alyushin, A. V.
    Alyushin, S. A.
    Arkhangelsky, V. G.
    2016 THIRD INTERNATIONAL CONFERENCE ON DIGITAL INFORMATION PROCESSING, DATA MINING, AND WIRELESS COMMUNICATIONS (DIPDMWC), 2016, : 148 - 153
  • [27] High-Speed Configuration Strategy for Configurable Logic Block-based TCAM Architecture on FPGA
    Ullah, Inayat
    Afzaal, Umar
    Ullah, Zahid
    Lee, Jeong-A
    2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), 2018, : 16 - 21
  • [28] A scalable DSP-architecture for high-speed color document compression
    Thierschmann, M
    Barthel, KU
    Martin, UE
    DOCUMENT RECOGNITION AND RETRIEVAL VIII, 2001, 4307 : 158 - 166
  • [29] VLSI design of a high-speed RSA crypto-coprocessor with reconfigurable architecture
    State Key Laboratory of ASIC and System, Fudan University, Shanghai 200433, China
    Jisuanji Yanjiu yu Fazhan, 2006, 6 (1076-1082): : 1076 - 1082
  • [30] A high-speed reconfigurable defuzzification architecture for true centre-of-gravity computations
    Lees, MJ
    Campbell, DA
    Devlin, JC
    ANZIIS 96 - 1996 AUSTRALIAN NEW ZEALAND CONFERENCE ON INTELLIGENT INFORMATION SYSTEMS, PROCEEDINGS, 1996, : 224 - 227
12345