Data Memory Structure and Management Strategy of Reconfigurable System for Radar

被引：0
作者：
Liu B. [1 ]
Wang X. [1 ]
Zhang D. [1 ]
Ge W. [1 ]
机构：
[1] National ASIC System Engineering Research Center, Southeast University, Nanjing
来源：
| 1600年 / Shanghai Jiaotong University卷 / 51期
关键词：
Data management strategy; Data memory structure; Reconfigurable system;
D O I：
10.16183/j.cnki.jsjtu.2017.05.017
中图分类号：
学科分类号：
摘要：
Aiming at the serious problems of access conflicts and low access efficiency, this paper proposes a hierarchical memory structure and data management strategy based on linear varying step-size for radar sub-algorithms. By establishing the logical mapping strategy between the reconfigurable arrays and the multi-bank memory, our design successfully reduces the access conflicts when the tasks assigned on different arrays fetch the required data in parallel and achieves a higher throughput. Consequently, the data access performance of the reconfigurable system is improved. Based on the TSMC 45 nm complementary metal oxide semiconductor (CMOS) technology, the memory access performance can be increased highly for radar sub-algorithms. An example of the 256-point to 64×210-point fast Fourier transform (FFT) shows that the performance of the reconfigurable system compared to the representative parallel memory architecture (PMA) approach can be improved by 26.09% to 54.60%. © 2017, Shanghai Jiao Tong University Press. All right reserved.
引用
收藏
页码：628 / 635
页数：7
相关论文
共 14 条
  • [1] Liu L.B., Deng C.C., Wang D., Et al., An energy-efficient coarse-grained dynamically reconfigurable fabric for multiple-standard video decoding applications, Custom Integrated Circuits Conference (CICC), pp. 1-4, (2013)
  • [2] Mei B., Vernalde S., Verkest D., Et al., ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix, Field Programmable Logic and Application, pp. 61-70, (2003)
  • [3] Yu Z., Meeuwsen M.J., Apperson R.W., Et al., AsAP: An asynchronous array of simple processors, IEEE Journal of Solid-State Circuits, 43, pp. 695-705, (2008)
  • [4] Rauwerda G.K., Heysters P.M., Smit G.J.M., Et al., Towards software defined radios using coarse-grained reconfigurable hardware, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16, 1, pp. 3-13, (2008)
  • [5] Voros N.S., Bner M., Becker J., Et al., MORPHEUS: A heterogeneous dynamically reconfigurable platform for designing highly complex embedded systems, ACM Transactions on Embedded Computing Systems (TECS), 12, 3, (2013)
  • [6] Shukla S., Bergmann N.W., Becker J., QUKU: A fast run time reconfigurable platform for image edge detection, Reconfigurable Computing Architectures & Applications, 3985, pp. 93-98, (2006)
  • [7] Cao L., Huang X.M., Mapping parallel FFT algorithm onto smartCell coarse-grained reconfigurable architecture, IEICE Transactions on Electronics, 93, 3, (2010)
  • [8] Singh H., Lee M.H., Lu G.M., Et al., MorphoSys: An integrated reconfigurable system for data-parallel and computation-intensive applications, IEEE Transactions on Computers, 49, 5, pp. 465-481, (2000)
  • [9] Kim Y., Kiemb M., Park C., Et al., Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization, Proceeding of Design, Automation and Test in Europe, pp. 12-17, (2005)
  • [10] Wang J., Low overhead memory subsystem design for a multicore parallel DSP processor, (2014)
12