Compressive imaging using 2D-DCT equivalent matrix

被引:0
|
作者
Liu, Wei [1 ]
Zhao, Chunhui [1 ]
机构
[1] Harbin Engineering University, Harbin 150001, China
关键词
Image reconstruction;
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:1576 / 1582
相关论文
共 50 条
  • [1] Parallel Implementation of RSA 2D-DCT Steganography and Chaotic 2D-DCT Steganography
    Savithri, G.
    Vinupriya
    Mane, Sayali
    Banu, J. Saira
    PROCEEDINGS OF INTERNATIONAL CONFERENCE ON COMPUTER VISION AND IMAGE PROCESSING, CVIP 2016, VOL 1, 2017, 459 : 593 - 605
  • [2] COMPRESSION AND RECONSTRUCTION OF MRI IMAGES USING 2D-DCT
    WANG, H
    ROSENFELD, D
    BRAUN, M
    YAN, H
    MAGNETIC RESONANCE IMAGING, 1992, 10 (03) : 427 - 432
  • [3] VLSI ARCHITECTURES FOR COMPUTING THE 2D-DCT
    YAN, M
    MCCANNY, JV
    SYSTOLIC ARRAY PROCESSORS, 1989, : 411 - 420
  • [4] 2D-DCT的FPGA实现
    郭前岗
    潘磊
    周西峰
    微型机与应用, 2012, 31 (11) : 38 - 40+43
  • [5] An efficient VLSI architecture for 2D-DCT using direct method
    Jian, BL
    Xuan, Z
    Rong, TJ
    Yue, L
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 393 - 396
  • [6] Systolic cordic DCT: An effective method for computing 2D-DCT
    Khayatzadeh, A
    Shahhoseini, HS
    Naderi, M
    SEVENTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOL 2, PROCEEDINGS, 2003, : 193 - 196
  • [7] Motion estimation in 2D-DCT transform domain
    Catalin-Dumitru, Petrescu
    Dan, Stefanoiu
    Ciprian, Lupu
    PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON AUTOMATION AND INFORMATION, 2008, : 499 - +
  • [8] Texture coding using 2D-DCT based on extension/interpolation (EI)
    Cho, SJ
    Kim, SD
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (04) : 789 - 794
  • [9] Design and implementaion of a 2D-DCT architecture using coefficient distributed arithmetic
    Ghosh, S
    Venigalla, S
    Bayoumi, M
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN, 2005, : 162 - 166
  • [10] FPGA Implementation of Secure Image Compression with 2D-DCT using Verilog HDL
    Jeevan, B.
    Bhatt, C. Nagesh
    Reddy, C. V. Krishna
    Sivani, K.
    2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,