A cost and performance analytical model for large-scale on-chip interconnection networks

被引：0
|
作者：
机构：
[1] Kurihara, Takanori
[2] Li, Yamin
来源：
| 1600年 / Institute of Electrical and Electronics Engineers Inc., United States卷
关键词：
9;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] A Cost and Performance Analytical Model for Large-scale On-chip Interconnection Networks
    Kurihara, Takanori
    Li, Yamin
    2016 FOURTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), 2016, : 447 - 450
  • [2] An Analysis of On-Chip Interconnection Networks for Large-Scale Chip Multiprocessors
    Sanchez, Daniel
    Michelogiannakis, George
    Kozyrakis, Christos
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2010, 7 (01)
  • [3] A comprehensive analytical model of interconnection networks in large-scale cluster systems
    Javadi, Bahman
    Abawajy, Jemal H.
    Akbari, Mohammad K.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2008, 20 (01): : 75 - 97
  • [4] Design and Analysis of On-Chip Networks for Large-Scale Cache Systems
    Jin, Yuho
    Kim, Eun Jung
    Yum, Ki Hwan
    IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (03) : 332 - 344
  • [5] On-chip and inter-chip networks for modelling large-scale neural systems
    Furber, Steve
    Temple, Steve
    Brown, Andrew
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1945 - 1948
  • [6] Impact of On-Chip Interconnection in a Large-Scale Memristor Crossbar Array for Neural Network Accelerator and Neuromorphic Chip
    Shin, Taein
    Son, Kyungjune
    Kim, Seongguk
    Cho, Kyungjun
    Park, Shinyoung
    Kim, Subin
    Park, Gapyeol
    Sim, Boogyo
    Kim, Joungho
    2019 IEEE 28TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS 2019), 2019,
  • [7] On-chip interconnection networks of the trips chip
    Gratz, Paul
    Kim, Changkyu
    Sankaralingam, Karthikeyan
    Hanson, Heather
    Shivakumar, Premkishore
    Keckler, Stephen W.
    Burger, Doug
    IEEE MICRO, 2007, 27 (05) : 41 - 50
  • [8] Benchmarking of on-chip interconnection networks
    Wiklund, D
    Sathe, S
    Liu, D
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 621 - 624
  • [9] Performance prediction using simulation of large-scale interconnection networks in POSE
    Wilmarth, TL
    Zheng, GB
    Bohm, EJ
    Mehta, Y
    Choudhury, N
    Jagadishprasad, P
    Kalé, LV
    WORKSHOP ON PRINCIPLES OF ADVANCED AND DISTRIBUTED SIMULATION, PROCEEDINGS, 2005, : 109 - 118
  • [10] Evaluation and performance comparison of TriBA with existing on-chip interconnection networks
    Haroon-Ur-Rashid
    Feng, Shi
    Kamran, Muhammad
    Ji Weixing
    THIRD INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES 2007, PROCEEDINGS, 2007, : 291 - +
12345