New statistical method for maximum power estimation in CMOS VLSI circuits

被引：0
|
作者：
Evmorfopoulos, N.E. [1 ]
Avaritsiotis, J.N. [1 ]
机构：
[1] Dept. of Elec. and Comp. Engineering, Natl. Technical University of Athens, 9, Iroon Polytechniou St., Zographou, Athens, 15773, Greece
来源：
Active and Passive Electronic Components | 2000年 / 22卷 / 03期
关键词：
D O I：
10.1155/2000/39526
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：215 / 233
相关论文
共 50 条
  • [21] Maximum power-up current estimation in combinational CMOS circuits
    Sagahyroon, Assim
    Aloul, Fadi
    CIRCUITS AND SYSTEMS FOR SIGNAL PROCESSING , INFORMATION AND COMMUNICATION TECHNOLOGIES, AND POWER SOURCES AND SYSTEMS, VOL 1 AND 2, PROCEEDINGS, 2006, : 70 - 73
  • [22] Maximum power estimation for CMOS combinational circuits using genetic algorithm
    Lu, J.M.
    Lin, Z.H.
    Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University, 2001, 35 (02): : 313 - 315
  • [23] Statistical estimation of the switching activity in VLSI circuits
    Najm, FN
    Xakellis, MG
    VLSI DESIGN, 1998, 7 (03) : 243 - 254
  • [24] Early power estimation for VLSI circuits
    Büyüksahin, KM
    Najm, FN
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (07) : 1076 - 1088
  • [25] Rapid estimation of the active capacitance of VLSI CMOS Circuits
    Schwarzbacher, AT
    Comiskey, PA
    Foley, JB
    Rodrigoues, J
    Klemenz, F
    PROGRAMMABLE DEVICES AND SYSTEMS, 2000, : 85 - 88
  • [26] A new methodology for the statistical analysis of VLSI CMOS circuits and its application to flash memories
    Conti, M
    Crippa, P
    Orcioni, S
    Pesare, M
    Turchetti, C
    Vendrame, L
    Lucherini, S
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 89 - 92
  • [27] Estimation of maximum switching activity in digital VLSI circuits
    Bobba, S
    Hajj, IN
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1130 - 1133
  • [28] Maximum power supply noise estimation in VLSI circuits using multimodal genetic algorithms
    Bai, G
    Bobba, S
    Hajj, IN
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1437 - 1440
  • [29] On maximum current estimation in CMOS digital circuits
    Ciuplys, D
    Larsson-Edefors, P
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 658 - 661
  • [30] A new SPICE reliability simulation method for deep submicrometer CMOS VLSI circuits
    Li, Xiaojun
    Qin, Jin
    Huang, Bing
    Zhang, Xiaohu
    Bernstein, Joseph B.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2006, 6 (02) : 247 - 257
12345