A novel low-energy CNFET-based full adder cell using pass-transistor logic

被引：0

作者：

Mehrabani, Yavar Safaei ^{[1
]}

Mirzaee, Reza Faghih ^{[2
]}

Eshghi, Mohammad ^{[3
]}

机构：

[1] Department of Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran

[2] Department of Computer Engineering, Shahr-e-Qods Branch, Islamic Azad University, Tehran

[3] Faculty of Electrical and Computer Engineering, Shahid Beheshti University, G.C., Tehran

来源：

International Journal of High Performance Systems Architecture | 2015年 / 5卷 / 04期

关键词：

Carbon nanotube field effect transistor; CNFET; Full adder; Low energy consumption; Nanoelectronics; Pass-transistor logic; PTL;

D O I：

10.1504/IJHPSA.2015.072846

中图分类号：

学科分类号：

摘要：

Full adder is the most critical and fundamental computational unit within processors. A new single-bit full adder cell is presented in this paper in order to cell efficiency. The new design is based on pass-transistor logic (PTL) and carbon nanotube field effect transistor (CNFET) technology. This combination resolves the problem of voltage drop in PTL. The proposed structure is an excellent trade-off between speed and power efficiency factors. Simulations are made by Synopsys HSPICE with 32 nm CNFET in various realistic conditions. The results demonstrate that the proposed adder cell outperforms other state-of-the-art designs in terms of energy consumption, and it is an appropriate candidate to be used in large circuits. © 2015 Inderscience Enterprises Ltd.

引用

页码：193 / 201

页数：8

共 18 条

[1]

Bui H.T., Wang Y., Jiang Y., Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates, IEEE Transactions on Circuits and Systems II: Analog Digital Signal Processing, 49, 1, pp. 25-30, (2002)

[2]

Deng J., Wong H.-S.P., A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its applications - Part I: Model of intrinsic channel region, IEEE Transactions on Electron Devices, 54, 12, pp. 3186-3194, (2007)

[3]

Deng J., Wong H.-S.P., A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its applications - Part II: Full device model and circuit performance benchmarking, IEEE Transactions on Electron Devices, 54, 12, pp. 3195-3205, (2007)

[4]

Ebrahimi S.A., Keshavarzian P., Fast low-power full-adders based on bridge style minority function and multiplexer for nanoscale, International Journal of Electronics, 100, 6, pp. 727-745, (2013)

[5]

El Shabrawy K., Maharatna K., Bagnall D., Al-Hashimi B.M., Modeling SWCNT bandgap and effective mass variation using Monte Carlo approach, IEEE Transactions on Nanotechnology, 9, 2, pp. 184-193, (2010)

[6]

Ghadiry M., Nadi M., Mohammadi H., Abd Manaf A.B., Analysis of a novel full adder designed for implementing in carbon nanotube technology, Journal of Circuits, Systems, and Computers, 21, 5, pp. 12500421-12500429, (2012)

[7]

Kim Y.B., Kim Y.-B., Lombardi F., A novel design methodology to optimize the speed and power of the CNTFET circuits, 52nd IEEE International Midwest Symposium on Circuits and Systems, pp. 1130-1133, (2009)

[8]

Lin S., Kim Y.-B., Lombardi F., Lee Y.J., A new SRAM cell design using CNTFETs, International SoC Design Conference, pp. I168-I171, (2008)

[9]

Martel R., Schmidt T., Shea H.R., Hertel T., Avouris P., Single- and multiwall carbon nanotube field-effect transistors, Applied Physics Letters, 73, 17, pp. 2447-2449, (1998)

[10]

Mehrabani Y.S., Hosseinzadeh M., Efficient power-delay product modulo 2n+1 adder design, World Academy of Science, Engineering and Technology (WASET), 56, 80, pp. 1428-1431, (2011)

← 1 2 →