Analytical model for parasitic capacitance of tapered Through-Silicon-Vias with MOS effect

被引：0

作者：

Yang, Yin-Tang ^{[1
]}

Wang, Feng-Juan ^{[1
]}

Zhu, Zhang-Ming ^{[1
]}

Liu, Xiao-Xian ^{[1
]}

Ding, Rui-Xue ^{[1
]}

机构：

[1] Key Laboratory of Wide Band-Gap Semiconductor Materials and Devices, Xidian University

来源：

Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology | 2013年 / 35卷 / 12期

关键词：

Integrated circuit; MOS effect; Parasitic capacitance; Poisson's Equation; Tapered Through-Silicon-Vias (TSV);

D O I：

10.3724/SP.J.1146.2012.01618

中图分类号：

学科分类号：

摘要：

An analytical model for the parasitic capacitance of tapered Through-Silicon-Vias (TSV) with MOS effect is proposed by solving Poisson's equation. A comparison between the analytical model and Ansoft Q3D parameter extraction model is given based on copper TSV. The results show that in the bias voltage of -0.4 V, 0.5 V and 1.0 V, for the tapered TSV slop wall angles of 75°, 80°, 85° and 90°, the maximum Root Mean Square (RMS) errors of analytical model are respectively 6.12%, 4.37%, 3.34% and 4.84% over a wide range of multiple parameters; when MOS effect is ignored, the maximum RMS errors are respectively 210.42%, 214.81%, 214.52% and 211.47%, and it proves that the analytical model is accurate and the consideration of MOS effect is necessary to the analytical model. Taking into account the MOS effect, the maximum damping of S11 and the maximum increase of S21 are about 19 dB and 0.01 dB respectively, simulated by Ansoft HFSS, so the transmission performance of tapered TSV is improved.

引用

页码：3011 / 3017

页数：6

共 17 条

[1]

Qiu X.-Q., Yang H.-G., Zhou F.-B., Et al., Analysis of delay-power model of long chain and optimization based on hybrid evolution particle swarm algorithm, Journal of Electronics & Information Technology, 33, 6, pp. 1481-1486, (2011)

[2]

Wang F.J., Zhu Z.M., Yang Y.T., Et al., A thermal model for the top layer of 3D integrated circuits considering through silicon vias, 2011 IEEE International Conference on ASIC (ASICON), pp. 618-620, (2011)

[3]

Qian L.B., Zhu Z.M., Yang Y.T., Through-silicon-via insertion for performance optimization in three- dimensional integrated circuits, Microelectronics Journal, 43, 2, pp. 128-133, (2012)

[4]

Rosenfeld J., Friedman E.G., A distributed filter within a switching converter for application to 3-D integrated circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19, 6, pp. 1075-1085, (2011)

[5]

Bandyopadhyay T., Chatterjee R., Chung D., Et al., Electrical modeling of through silicon and package vias, IEEE International Conference on 3D System Integration, pp. 1-8, (2009)

[6]

Katti G., Stucchi M., Meyer K.D., Et al., Electrical modeling and characterization of through silicon via for three-dimensional ICs, IEEE Transactions on Electron Devices, 57, 1, pp. 256-262, (2010)

[7]

Xu C., Li H., Suaya R., Et al., Compact AC modeling and performance analysis of through-silicon vias in 3-D ICs, IEEE Transactions on Electron Devices, 57, 12, pp. 3405-3417, (2010)

[8]

Savidis I., Friedman E.G., Electrical modeling and characterization of 3-D vias, IEEE International Symposium on Circuits and Systems, pp. 784-787, (2008)

[9]

Cheng T.Y., Wang C.D., Chiou Y.P., Et al., A new model for through-silicon vias on 3-D IC using conformal mapping method, IEEE Microwave and Wireless Components Letters, 22, 6, pp. 303-305, (2012)

[10]

Xu C., Li H., Suaya R., Et al., Compact AC modeling and analysis of Cu, W, and CNT based through-silicon vias (TSVs) in 3-D ICs, 2009 IEEE International Electron Devices Meeting (IEDM), pp. 1-4, (2009)

← 1 2 →