A modified simulated annealing algorithm and an excessive area model for floorplanning using fixed-outline constraints

被引：0
|
作者：
Zou, De-xuan [1 ]
Wang, Gai-ge [2 ]
Pan, Gai [1 ]
Qi, Hong-wei [1 ]
机构：
[1] School of Electrical Engineering and Automation, Jiangsu Normal University, Xuzhou,221116, China
[2] School of Computer Science and Technology, Jiangsu Normal University, Xuzhou,221116, China
来源：
Frontiers of Information Technology and Electronic Engineering | 2016年 / 17卷 / 11期
关键词：
537.1 Heat Treatment Processes - 821 Agricultural Equipment and Methods; Vegetation and Pest Control - 921.4 Combinatorial Mathematics; Includes Graph Theory; Set Theory;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
33
引用
收藏
页码：1228 / 1244
相关论文
共 50 条
  • [21] An RSC-Based Genetic Algorithm for Fixed-Outline Soft Module Floorplanning
    Yang, Runping
    Du, Shimin
    INTERNATIONAL JOURNAL OF PATTERN RECOGNITION AND ARTIFICIAL INTELLIGENCE, 2024,
  • [22] Multi-bend bus-driven floorplanning considering fixed-outline constraints
    Sheng, Wenxu
    Dong, Sheqin
    INTEGRATION-THE VLSI JOURNAL, 2013, 46 (02) : 142 - 152
  • [23] Multi-layer floorplanning for stacked ICs: Configuration number and fixed-outline constraints
    Chen, Song
    Yoshimura, Takeshi
    INTEGRATION-THE VLSI JOURNAL, 2010, 43 (04) : 378 - 388
  • [24] SDS: An Optimal Slack-Driven Block Shaping Algorithm for Fixed-Outline Floorplanning
    Yan, Jackey Z.
    Chu, Chris
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (02) : 175 - 188
  • [25] Fixed-outline floorplanning: Block-position enumeration and a new method for calculating area costs
    Chen, Song
    Yoshimura, Takeshi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (05) : 858 - 871
  • [26] Routability-Driven Floorplanning Algorithm for Mixed-Size Modules with Fixed-outline Constraint
    Lin, Jai-Ming
    Hu, Chih-Yao
    Chan, Kai-Chung
    2015 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2015,
  • [27] A fast temperature-aware fixed-outline floorplanning framework using convex optimization
    Khodabandeloo, Behnam
    Khonsari, Ahmad
    Jasemi, Masoomeh
    Taheri, Golnaz
    INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 101 - 110
  • [28] Large-scale fixed-outline floorplanning design using convex optimization techniques
    Luo, Chaomin
    Anjos, Miguel F.
    Vannelli, Andiony
    2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 110 - +
  • [29] An Enhanced Memetic Algorithm using SKB tree representation for fixed-outline and temperature driven non-slicing floorplanning
    Shanthi, J.
    Rani, D. Gracia Nirmala
    Rajaram, S.
    INTEGRATION-THE VLSI JOURNAL, 2022, 86 : 84 - 97
  • [30] A Novel B*tree Crossover-Based Simulated Annealing Algorithm for Combinatorial Optimization in VLSI Fixed-Outline Floorplans
    Shunmugathammal, M.
    Columbus, C. Christopher
    Anand, S.
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2020, 39 (02) : 900 - 918
12345