Design of IOMMU Based on RISC-V

被引：0
|
作者：
Wang, Zhendao [1 ]
Ban, Guilong [1 ]
Hu, Jin [1 ]
Jiao, Xufeng [1 ]
机构：
[1] College of Physics and Microelectronics Science, Hunan University, Changsha,410082, China
来源：
Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences | 2024年 / 51卷 / 06期
关键词：
D O I：
10.16339/j.cnki.hdxbzkb.2024238
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：187 / 194
相关论文
共 50 条
  • [31] Extensible and Configurable RISC-V based Virtual Prototype
    Herdt, Vladimir
    Grosse, Daniel
    Le, Hoang M.
    Drechsler, Rolf
    PROCEEDINGS OF THE 2018 FORUM ON SPECIFICATION & DESIGN LANGUAGES (FDL), 2018,
  • [32] The design of scalar aes instruction set extensions for risc-v
    Marshall B.
    Newell G.R.
    Page D.
    Saarinen M.-J.O.
    Wolf C.
    IACR Transactions on Cryptographic Hardware and Embedded Systems, 2020, 2021 (01): : 109 - 136
  • [33] Towards Automated RISC-V Microarchitecture Design with Reinforcement Learning
    Bai, Chen
    Zhai, Jianwang
    Ma, Yuzhe
    Yu, Bei
    Wong, Martin D. F.
    THIRTY-EIGHTH AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOL 38 NO 1, 2024, : 12 - 20
  • [34] Extensible and Configurable RISC-V Based Virtual Prototype
    Herdt, Vladimir
    Grosse, Daniel
    Le, Hoang M.
    Drechsler, Rolf
    LANGUAGES, DESIGN METHODS, AND TOOLS FOR ELECTRONIC SYSTEM DESIGN, FDL 2018, 2020, 611 : 115 - 134
  • [35] Mutation-based Compliance Testing for RISC-V
    Herdt, Vladimir
    Tempel, Soren
    Grosse, Daniel
    Drechsler, Rolf
    2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 55 - 60
  • [36] RISC-VTF: RISC-V Based Extended Instruction Set for Transformer
    Jiao, Qiang
    Hu, Wei
    Liu, Fang
    Dong, Yong
    2021 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2021, : 1565 - 1570
  • [37] A Security Architecture for RISC-V based IoT Devices
    Auer, Lukas
    Skubich, Christian
    Hiller, Matthias
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 1154 - 1159
  • [38] An Automated Compiler for RISC-V Based DNN Accelerator
    Wu, Zheng
    Xie, Wuzhen
    Yi, Xiaoling
    Yang, Haitao
    Pu, Ruiyao
    Xiong, Xiankui
    Yao, Haidong
    Chen, Chixiao
    Tao, Jun
    Yang, Fan
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 3097 - 3101
  • [39] Design of RISC-V CPU for 100 Gbps Network Application
    Li X.
    Han M.
    Hao K.
    Xue H.
    Lu S.
    Zhang K.
    Qi N.
    Niu X.-M.
    Xiao L.
    Hao Q.
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2021, 33 (06): : 956 - 962
  • [40] Design and Evaluation of SmallFloat SIMD extensions to the RISC-V ISA
    Tagliavini, Giuseppe
    Mach, Stefan
    Rossi, Davide
    Marongiu, Andrea
    Benini, Luca
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 654 - 657
12345