Optimization of Delay and Energy in On-Chip Buses using Bus Encoding Technique

被引：0
|
作者：
Singha, Souvik [1 ]
Mahanti, G.K. [1 ]
机构：
[1] Singha, Souvik
[2] Mahanti, G.K.
来源：
| 1600年 / American Scientific Publishers卷 / 01期
关键词：
Signal encoding - Buses - Encoding (symbols) - Energy efficiency - Error correction - Integrated circuit interconnects - Crosstalk;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：7 / 12
相关论文
共 50 条
  • [1] Delay and energy efficient design of an on-chip bus with repeaters using a new spatial and temporal encoding technique
    Microelectronics Center, Harbin Institute of Technology, Harbin 150001, China
    Pan Tao Ti Hsueh Pao, 2008, 4 (724-732):
  • [2] Temporal Redundancy Based Encoding Technique for Peak Power and Delay Reduction of On-Chip Buses
    Najeeb, K.
    Gupta, Vishal
    Kamakoti, V.
    Mutyam, Madhu
    JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (03) : 425 - 436
  • [3] Delay and energy efficient data transmission for on-chip buses
    Mutyam, Madhu
    Eze, Melvin
    Vijaykrishnan, N.
    Xie, Yuan
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 355 - +
  • [4] On-chip bus encoding for power minimization under delay constraint
    Lin, Tzu-Wei
    Tu, Shang-Wei
    Jou, Jing-Yang
    2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 57 - +
  • [5] RLC coupling-aware simulation for on-chip buses and their encoding for delay reduction
    Tu, SW
    Jou, JY
    Chang, YW
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4134 - 4137
  • [6] Low power encoding for coupled on-chip buses
    Ghoneima, M
    Ismail, Y
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 552 - 555
  • [7] Delay and energy efficient design of on-chip encoded bus with repeaters
    Zhang, Qingh
    Wang, Jinxiang
    Ye, Yizheng
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 377 - 382
  • [8] RLC coupling-aware simulation and on-chip bus encoding for delay reduction
    Tu, Shang-Wei
    Chang, Yao-Wen
    Jou, Jing-Yang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (10) : 2258 - 2264
  • [9] Partitioned hybrid encoding to minimize on-chip energy dissipation of wide microprocessor buses
    Jayaprakash, Sharath
    Mahapatra, Nihar R.
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 127 - +
  • [10] Skewing adjacent line repeaters to reduce the delay and energy dissipation of on-chip buses
    Ghoneima, M
    Ismail, Y
    Khellah, M
    Tschanz, J
    Ye, YB
    De, V
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 592 - 595
12345