Physical unclonable function with multiplexing units and its evaluation

被引:0
作者
Meijo University, 1-501 Siogamaguchi, Tenpaku-ku, Nagoya 468-8502, Japan [1 ]
不详 [2 ]
不详 [3 ]
机构
[1] Meijo University, Tenpaku-ku, Nagoya 468-8502
[2] JST, CREST, Chiyoda-ku, Tokyo 102-0075, 5, Sanbancho
[3] Ritsumeikan University, Kusatsu 525-8577, 1-1-1, Noji-Higashi
关键词
Counterfeit prevention; Delay characteristics; Feed-Forward; Multiplexing unit; Physical Unclonable Function;
D O I
10.1541/ieejeiss.132.364
中图分类号
学科分类号
摘要
Recently, semiconductor counterfeiting has become an increasingly serious problem. Therefore, techniques to prevent the counterfeit by using random characteristic patterns that are difficult to control artificially have attracted attention. The physical unclonable function (PUF) is one of the techniques. It is a method to derive ID information peculiar to a device by detecting random physical features that cannot be controlled during the device's manufacture. Because information such as the ID information is difficult to replicate, PUF is used as a technique to prevent counterfeiting. Several studies have been reported on PUF. Arbiter PUF, which utilizes the difference in signal propagation delay between selectors, is the typical method of composing PUF using delay characteristics. This paper proposed a new PUF which is based on the arbiter PUF. The proposed PUF introduces new multiplexing selector units. It attempts to generate an effective response using the orders of three signal arrivals. Experiments using FPGAs verify the validity of the proposed PUF. Although Uniqueness is deteriorated, Correctness, Steadiness, Randomness and Resistance against the machine learning attacks are improved in comparison with conventional one. © 2012 The Institute of Electrical Engineers of Japan.
引用
收藏
页码:364 / 373+5
相关论文
共 10 条
[1]  
Pappu R., Physical One-Way Functions, (2001)
[2]  
Guajardo J., Kumar S.S., Schrijen G.J., Tuyls P., FPGA intrinsic PUFs and their use for IP protection, Proc Of. Workshop on Cryptographic Hardware and Embedded Systems, pp. 63-80, (2007)
[3]  
Kumar S., Guajardo J., Maes R., Schrijen G.J., Tuyls P., The buttefly PUF: Protecting IP on every FPGA, Proc. of IEEE InternationalWorkshop on Hardware Oriented Security and Trust, pp. 67-70, (2008)
[4]  
Suh G.E., Devadas S., Physical unclonable functions for device authentication and secret key generation, Proc of 44th ACM/IEEE Design Automation Conference, pp. 9-14, (2007)
[5]  
Lim D., Lee J.W., Gassend B., Van Dijk M., Suh E., Devadas S., Extracting secret keys from integrated circuits, IEEE Trans. on VLSI Systems, 13, 10, pp. 1200-1205, (2005)
[6]  
Hori Y., Yoshida T., Katashita T., Satoh A., Quantitative and statistical performance evaluation of arbiter physical unclonable functions on FPGAs, Proc. of 6th International Conference on ReConFigurable Computing and FPGAs, pp. 298-303, (2010)
[7]  
Hori Y., Yoshida T., Katashita T., Satoh A., Quantitative performance evaluation of arbiter PUFs on FPGAs, IEICE-RECONF2010-37, (2010)
[8]  
Seki K., Hori Y., Imai H., Implementation and evaluation of physical unclonable function on SASEBO-GII, Proc. of Symposium on Cryptography and Information Security, 4F1-1-b, pp. 1-6, (2010)
[9]  
Lee J.-W., Lim D., Gassend B., Suh G.E., Van Dijk M., Devadas S., A technique to build a secret key in integrated circuits for identification and authentication applications, Proc. of the IEEE VLSI Circuits Symposium, pp. 176-179, (2004)
[10]  
Ruhrmair U., Solter J., Sehnke F., On the foundations of physical unclonable functions, Cryptology EPrint Archive, 277, (2009)