Variable length reconfigurable algorithms and architectures for DCT/IDCT based on modified unfolded cordic

被引:0
作者
Huang, Hai [1 ,2 ]
Xiao, Liyi [1 ]
机构
[1] Microelectronics Center, Harbin Institute of Technology, 150000, Harbin
[2] School of software, Harbin University of Science and Technology, 150040, Harbin
来源
Open Electrical and Electronic Engineering Journal | 2013年 / 7卷 / SPEC ISS 1期
关键词
Carry save adder; CORDIC; DCT/IDCT; Variable length reconfigurable;
D O I
10.2174/1874129001307010071
中图分类号
学科分类号
摘要
A coordinate rotation digital computer (CORDIC) based variable length reconfigurable DCT/IDCT algorithm and corresponding architecture are proposed. The proposed algorithm is easily to extend to the 2n-point DCT/IDCT. Furthermore, we can easily construct the N-point DCT/IDCT with two N/2-pt DCTs/IDCTs based the proposed algorithm. The architecture based on the proposed algorithm can support several power-of-two transform sizes. To speed up the computation of DCT/IDCT without losing accuracy, we develop the modified unfolded CORDIC with the efficient carry save adder (CSA). The rotation angles of CORDIC used in proposed algorithm are arithmetic sequence. For convenience, we develop the architecture of N-point IDCT with the orthogonal property of DCT and IDCT transforms. The proposed architecture are modeled with MATLAB language and performed in DCT-based JPEG process, the experimental results show that the peak signal to noise ratio (PSNR) values of proposed architectures are higher than the existing CORDIC based architectures at both different quantization factors and different test images. Furthermore, the proposed architectures have higher regularity, modularity, computation accuracy and suitable for VLSI implementation. © Huang and Xiao; Licensee Bentham Open.
引用
收藏
页码:71 / 81
页数:10
相关论文
共 18 条
[1]  
Ahmed N., Natarajan T., Rao K.R., Discrete cosine transform, IEEE Trans. Comput., C-23, pp. 90-94, (1974)
[2]  
Lee Y.P., Chen T.H., Chen L.G., Ku C.W., A cost effective architecture for 8×8 two-dimensional DCT/IDCT using direct method, IEEE Trans. Circuits Syst. Video Technol., 7, pp. 459-467, (1997)
[3]  
Chang T.S., Kung C.S., Jen C.W., A simple processor core design for DCT/IDCT, IEEE Trans. Circuits Syst. Video Technol., 10, pp. 439-447, (2000)
[4]  
Hsiao S.F., Tseng J.M., New matrix formulation for twodimensional DCT/IDCT computation and its distributed-memory VLSI implementation, IEE Proc. Visions, Images Signal Process., 149, pp. 97-107, (2002)
[5]  
Haiso S.F., Shiue W.R., Tseng J.M., Design and implementation off a novel linear-array DCT/IDCT processor with complexity of order log2N, IEE Proc. Visions, Images Signal Process., 147, pp. 400-408, (2000)
[6]  
Zhu P.P., Liu J.G., Dai S.K., Fixed-point IDCT without multiplications based on B.G. Lee's algorithm, Digital Signal Process., 19, pp. 770-777, (2009)
[7]  
Loeffler C., Ligtenberg A., Moschytz G., Practical fast 1-D DCT algorithms with 11 multiplications, In: International Conference on Acoustics Speech, and Signal Processing, pp. 988-991, (1989)
[8]  
Wu Z., Sha J., Wang Z., An improved scaled DCT architecture, IEEE Trans. Consum Electron., 55, pp. 685-689, (2009)
[9]  
Sun C.C., Ruan S.J., Heyne B., Goetze J., Low-power and high quality CORDIC-based Loeffler DCT for signal processing, IET Proc. Circuits Devices Syst., 1, pp. 453-461, (2007)
[10]  
Sun C.C., Donner P., Gotze J., Low-complexity multipurpose IP core for quantized discrete cosine and integer transform, IEEE International Symposium on Circuits and Systems, pp. 3014-3017, (2009)