A monolithic 10 Gb/s clock and data recovery circuit

被引：0
|
作者：
School of Physics Science and Technology, Nanjing Normal University, Nanjing, 210046, China [1 ]
不详 [2 ]
机构：
来源：
Proc. China-Japan Jt. Microw. Conf., CJMW | 1600年 / 481-484期
关键词：
Compendex;
D O I：
2008 China-Japan Joint Microwave Conference, CJMW 2008
中图分类号：
学科分类号：
摘要：
Jitter - Variable frequency oscillators - Demultiplexing - Electric clocks - Oscillistors - Circuit oscillations - Timing circuits - Phase comparators - Recovery
引用
收藏
相关论文
共 50 条
  • [21] A 2.7-Gb/s Clock and Data Recovery Circuit Based on D/PLL
    Lin, You-Sheng
    Li, Miao-Shan
    Yang, Ching-Yuan
    32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 284 - 288
  • [22] A jitter suppression technique for a 2.48832-Gb/s clock and data recovery circuit
    Ishii, K
    Kishine, K
    Ichino, H
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 261 - 264
  • [23] A jitter suppression technique for a 2.48832-Gb/s clock and data recovery circuit
    Ishii, K
    Kishine, K
    Ichino, H
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2002, 49 (04) : 266 - 272
  • [24] A 10-gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector
    Savoj, J
    Razavi, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (05) : 761 - 768
  • [25] A 10-Gb/s CMOS clock and data recovery circuit using a secondary delay-locked loop
    Rhee, W
    Ainspan, H
    Rylov, S
    Rylyakov, A
    Beakes, M
    Friedman, D
    Gowda, S
    Soyuer, M
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 81 - 84
  • [26] A 10-Gb/s Multiphase Clock and Data Recovery Circuit with a Rotational Bang-Bang Phase Detector
    Kwon, Dae-Hyun
    Rhim, Jinsoo
    Choi, Woo-Young
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (03) : 287 - 292
  • [27] A 10-Gb/s data-pattern independent clock and data recovery circuit with a two-mode phase comparator
    Nosaka, H
    Ishii, K
    Enoki, T
    Shibata, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (02) : 192 - 197
  • [28] Reference clockless 3.2Gb/s clock and data recovery circuit for data interface applications
    Kim, Kang Jik
    Jeong, Ki Sang
    Cho, Seong Ik
    2007 INTERNATIONAL SYMPOSIUM ON INFORMATION TECHNOLOGY CONVERGENCE, PROCEEDINGS, 2007, : 406 - 409
  • [29] Fully monolithic integrated 43 Gbit/s clock and data recovery circuit in InPHEMT technology
    Murata, K
    Sano, K
    Sano, E
    Sugitani, S
    Enoki, T
    ELECTRONICS LETTERS, 2001, 37 (20) : 1235 - 1237
  • [30] A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector
    Savoj, J
    Razavi, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (01) : 13 - 21
12345