A monolithic 10 Gb/s clock and data recovery circuit

被引：0
|
作者：
School of Physics Science and Technology, Nanjing Normal University, Nanjing, 210046, China [1 ]
不详 [2 ]
机构：
来源：
Proc. China-Japan Jt. Microw. Conf., CJMW | 1600年 / 481-484期
关键词：
Compendex;
D O I：
2008 China-Japan Joint Microwave Conference, CJMW 2008
中图分类号：
学科分类号：
摘要：
Jitter - Variable frequency oscillators - Demultiplexing - Electric clocks - Oscillistors - Circuit oscillations - Timing circuits - Phase comparators - Recovery
引用
收藏
相关论文
共 50 条
  • [11] A CMOS clock recovery circuit for 2.5-Gb/s NRZ data
    Anand, SB
    Razavi, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (03) : 432 - 439
  • [12] 10 Gb/s linear full-rate CMOS phase detector for clock data recovery circuit
    Yu, XP
    Do, MA
    Wu, R
    Yeo, KS
    Ma, JG
    Yan, GQ
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 45 (02) : 191 - 196
  • [13] 10 Gb/s Linear Full-Rate CMOS Phase Detector for Clock Data Recovery Circuit
    X. P. Yu
    M. A. Do
    R. Wu
    K. S. Yeo
    J. G. Ma
    G. Q. Yan
    Analog Integrated Circuits and Signal Processing, 2005, 45 : 191 - 196
  • [14] Design and characterization of a 10 Gb/s clock and data recovery circuit implemented with phase-locked loop
    Song, JH
    Yoo, TW
    Ko, JH
    Park, CS
    Kim, JK
    ETRI JOURNAL, 1999, 21 (03) : 1 - 5
  • [15] A 3.125-Gb/s clock and data recovery circuit for the 10-Gbase-LX4 Ethernet
    Yang, RJ
    Chen, SP
    Liu, SI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (08) : 1356 - 1360
  • [16] A CMOS 10Gb/s clock and data recovery circuit with a novel adjustable KPD phase detector
    Chen, XY
    Green, MM
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 301 - 304
  • [17] 1.6Gb/s clock and data recovery circuit of oversampling method without the reference clock
    Kim, Kang-Jik
    Cho, Seong-Ik
    Jeong, Hang-Geun
    WSEAS Transactions on Circuits and Systems, 2007, 6 (03): : 330 - 335
  • [18] 40 Gb/s integrated clock and data recovery circuit in a silicon bipolar technology
    Wurzer, M
    Böck, J
    Zirwas, W
    Knapp, H
    Schumann, F
    Felder, A
    Treitinger, L
    PROCEEDINGS OF THE 1998 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1998, : 136 - 139
  • [19] An 8-Gb/s half-rate clock and data recovery circuit
    Khalek, Faizal
    Sulaiman, Mohd-Shahiman
    Yusoff, Zubaida
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 535 - 538
  • [20] A 1.25Gb/s half-rate clock and data recovery circuit
    Yan, CY
    Lee, CH
    Lee, Y
    2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 116 - 119
12345