共 37 条
[21]
Wang X., Chen Y., Li H., Dimitrov D., Liu H., Spin torque random access memory down to 22 nm technology, IEEE Trans. Magn., 44, 11, pp. 2479-2482
[22]
Akerman J., Brown P., Gajewski D., Griswold M., Janesky J., Martin M., Mekonnen H., Nahas J., Pietambaram S., Slaughter J., Tehrani S., Reliability of 4mbit mram, Reliability Physics Symposium 2005. Proceedings. 43rd Annual. 2005, pp. 163-167, (2005)
[23]
Thoziyoor S., Ahn J.H., Monchiero M., Brockman J.B., Jouppi N.P., A comprehensive memory modeling tool and its application to the design and analysis of future memory hierarchies, SIGARCH Comput. Archit. News, 36, 3, pp. 51-62, (2008)
[24]
Li S., Ahn R.D.S., Brockman J.B., Jouppi D.M.T.N.P., McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of MICRO, (2009)
[25]
Loi G.L., Agrawal B., Srivastava N., Lin S.C., Sherwood T., Banerjee K., A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy, DAC '06: Proceedings of the 43rd Annual Conference on Design Automation, pp. 991-996, (2006)
[26]
Kleinosowski A., Cannon E.H., Oldiges P., Wissel L., Circuit design and modeling for soft errors, IBM J. Res. Dev., 52, 3, pp. 255-263, (2008)
[27]
Pagiamtzis K., Azizi N., Najm F., A soft-error tolerant content-addressable memory (CAM) using an error-correcting-match scheme, Proceedings of CICC, pp. 301-304, (2006)
[28]
Pagiamtzis K., Sheikholeslami A., Content-addressable memory (CAM) circuits and architectures: A tutorial and survey, IEEE J. Solid-State Circuits, 41, 3, pp. 712-727, (2006)
[29]
Wang W., Jiang Z., Magnetic content addressable memory, IEEE Trans. Magn., 43, 6, pp. 2355-2357, (2007)
[30]
Xu W., Zhang T., Chen Y., Design of spin-torque transfer magnetoresistive ram and cam/tcam with high sensing and search speed, IEEE Trans. VLSI, 18, 1, pp. 66-74, (2009)