Multi-Layer QCA Reversible Full Adder-Subtractor Using Reversible Gates for Reliable Information Transfer and Minimal Power Dissipation on Universal Quantum Computer

被引:1
作者
Jeon, Jun-Cheol [1 ]
机构
[1] Kongju Natl Univ, Dept Convergence Sci, Gongju 32588, South Korea
来源
APPLIED SCIENCES-BASEL | 2024年 / 14卷 / 19期
关键词
reversible computing; quantum-dot cellular automata; reversible full adder-subtractor; reversible gate; power dissipation; universal quantum computer; DESIGN; ADDER/SUBTRACTOR; SIMULATION; INVERTER; LOGIC; XOR;
D O I
10.3390/app14198886
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
The effects of quantum mechanics dominate nanoscale devices, where Moore's law no longer holds true. Additionally, with the recent rapid development of quantum computers, the development of reversible gates to overcome the problems of energy and information loss and the nano-level quantum-dot cellular automata (QCA) technology to efficiently implement them are in the spotlight. In this study, a full adder-subtractor, a core operation of the arithmetic and logic unit (ALU), the most important hardware device in computer operations, is implemented as a circuit capable of reversible operation using QCA-based reversible gates. The proposed circuit consists of one reversible QCA gate and two Feynman gates and is designed as a multi-layer structure for efficient use of area and minimization of delay. The proposed circuit is tested on QCADesigner 2.0.3 and QCADesigner-E 2.2 and shows the best performance and lowest energy dissipation. In particular, it shows tremendous improvement rates of 180% and 562% in two representative standard design cost indicators compared to the best existing studies, and also shows the highest circuit average output polarization.
引用
收藏
页数:13
相关论文
共 51 条
[1]   Average output polarization dataset for signifying the temperature influence for QCA designed reversible logic circuits [J].
Abdullah-Al-Shafi, Md. ;
Bahar, Ali Newaz ;
Bhuiyan, Mohammad Maksudur Rahman ;
Shamim, S. M. ;
Ahmed, Kawser .
DATA IN BRIEF, 2018, 19 :42-48
[2]   Utilizing charge reconfigurations of quantum-dot cells in building blocks to design nanoelectronic adder circuits [J].
Abutaleb, M. M. .
COMPUTERS & ELECTRICAL ENGINEERING, 2020, 86
[3]   Modular Design of Ultra-Efficient Reversible Full Adder-Subtractor in QCA with Power Dissipation Analysis [J].
Ahmad, Firdous ;
Ahmed, Suhaib ;
Kakkar, Vipan ;
Bhat, G. Mohiuddin ;
Bahar, Ali Newaz ;
Wani, Shahjahan .
INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2018, 57 (09) :2863-2880
[4]   ELEMENTARY GATES FOR QUANTUM COMPUTATION [J].
BARENCO, A ;
BENNETT, CH ;
CLEVE, R ;
DIVINCENZO, DP ;
MARGOLUS, N ;
SHOR, P ;
SLEATOR, T ;
SMOLIN, JA ;
WEINFURTER, H .
PHYSICAL REVIEW A, 1995, 52 (05) :3457-3467
[5]   LOGICAL REVERSIBILITY OF COMPUTATION [J].
BENNETT, CH .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1973, 17 (06) :525-532
[6]   Towards ultra-efficient QCA reversible circuits [J].
Chabi, Amir Mokhtar ;
Roohi, Arman ;
Khademolhosseini, Hossein ;
Sheikhfaal, Shadi ;
Angizi, Shaahin ;
Navi, Keivan ;
DeMara, Ronald F. .
MICROPROCESSORS AND MICROSYSTEMS, 2017, 49 :127-138
[7]   BCD Adder Designs Based on Three-Input XOR and Majority Gates [J].
Chu, Zhufei ;
Li, Zeqiang ;
Xia, Yinshui ;
Wang, Lunyao ;
Liu, Weiqiang .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (06) :1942-1946
[8]   An energy efficient design of a multi-layered crossover based 3:8 decoder using quantum-dot cellular automata [J].
Das, Rajasree ;
Alam, Md. Shah ;
Ahmmed, Kazi Tanvir .
HELIYON, 2022, 8 (11)
[9]  
Dennard R.H., 1972, IEEE INT ELECT DEVIC, V18, P168
[10]  
Department of Electronics and Communication Engineering Shri Mata Vaishno Devi University Katra 182320 India, 2018, International Journal of Engineering and Manufacturing, V8, P25, DOI [10.5815/ijem.2018.01.03, DOI 10.5815/IJEM.2018.01.03]