Reversible Logic Synthesis Algorithm Based on Distribution of Error Bits

被引：0
|
作者：
Zhu, Peng-Cheng [1 ]
Cheng, Xue-Yun [2 ,3 ]
Wei, Li-Hua [4 ]
Guan, Zhi-Jin [2 ,3 ]
机构：
[1] Modern Educational Technology Center, Nantong University, Nantong,Jiangsu,226019, China
[2] College of Computer Science and Technology, Nantong University, Nantong,Jiangsu,226019, China
[3] College of Electronic and Information, Nantong University, Nantong,Jiangsu,226019, China
[4] Department of Software Engineering, Nantong Polytechnic College, Nantong,Jiangsu,226002, China
来源：
Jisuanji Xuebao/Chinese Journal of Computers | 2018年 / 41卷 / 04期
关键词：
Compilation and indexing terms; Copyright 2024 Elsevier Inc;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Benchmark functions - Different distributions - Generalized toffoli gate - Heuristic rules - Reversible circuits - Reversible logic synthesis - Synthesis algorithms - Transformation based
引用
收藏
页码：796 / 808
相关论文
共 50 条
  • [21] Reversible Data Hiding Algorithm Based on Prediction Error
    Yang, Li
    Jing, Yu
    Wei, Song
    2010 2ND INTERNATIONAL ASIA CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS (CAR 2010), VOL 3, 2010, : 353 - 356
  • [22] Synthesis of reversible logic
    Agrawal, A
    Jha, NK
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1384 - 1385
  • [23] Bidirectional Matrix-based Algorithm for 4-qubit Reversible Logic Circuits Synthesis
    Wang, Dong
    Chen, Hanwu
    Zhu, Wanning
    2010 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2010,
  • [24] Approximate Logic Synthesis by Genetic Algorithm with an Error Rate Guarantee
    Lee, Chun-Ting
    Li, Yi-Ting
    Chen, Yung-Chih
    Wang, Chun-Yao
    2023 28TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC, 2023, : 146 - 151
  • [25] A library-based synthesis methodology for reversible logic
    Saeedi, Mehdi
    Sedighi, Mehdi
    Zamani, Morteza Saheb
    MICROELECTRONICS JOURNAL, 2010, 41 (04) : 185 - 194
  • [26] LUT-Based Hierarchical Reversible Logic Synthesis
    Soeken, Mathias
    Roetteler, Martin
    Wiebe, Nathan
    De Micheli, Giovanni
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (09) : 1675 - 1688
  • [27] Reversible logic parallel approach algorithm based on genetic algorithm and CUDA technology
    Xi Xianjie
    AGRO FOOD INDUSTRY HI-TECH, 2017, 28 (01): : 2379 - 2382
  • [28] Fast Algorithm for 4-qubit Reversible Logic Circuits Synthesis
    Li, Zhiqiang
    Chen, Hanwu
    Xu, Baowen
    Liu, Wenjie
    Song, Xiaoyu
    Xue, Xilin
    2008 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-8, 2008, : 2202 - +
  • [29] Reversible Logic Circuit Synthesis and Optimization using Adaptive Genetic Algorithm
    Sasamal, Trailokya Nath
    Singh, Ashutosh Kumar
    Mohan, Anand
    PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON ECO-FRIENDLY COMPUTING AND COMMUNICATION SYSTEMS, 2015, 70 : 407 - 413
  • [30] Reversable Logic Gates Based Linear Block Codes For Multiple Adjacent Bits Error Correction
    Sri, Y. Vishwa
    Bernatin, T.
    2023 International Conference on Next Generation Electronics, NEleX 2023, 2023,
12345