Reversible Logic Synthesis Algorithm Based on Distribution of Error Bits

被引：0
|
作者：
Zhu, Peng-Cheng [1 ]
Cheng, Xue-Yun [2 ,3 ]
Wei, Li-Hua [4 ]
Guan, Zhi-Jin [2 ,3 ]
机构：
[1] Modern Educational Technology Center, Nantong University, Nantong,Jiangsu,226019, China
[2] College of Computer Science and Technology, Nantong University, Nantong,Jiangsu,226019, China
[3] College of Electronic and Information, Nantong University, Nantong,Jiangsu,226019, China
[4] Department of Software Engineering, Nantong Polytechnic College, Nantong,Jiangsu,226002, China
来源：
Jisuanji Xuebao/Chinese Journal of Computers | 2018年 / 41卷 / 04期
关键词：
Compilation and indexing terms; Copyright 2024 Elsevier Inc;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Benchmark functions - Different distributions - Generalized toffoli gate - Heuristic rules - Reversible circuits - Reversible logic synthesis - Synthesis algorithms - Transformation based
引用
收藏
页码：796 / 808
相关论文
共 50 条
  • [1] A transformation based algorithm for reversible logic synthesis
    Miller, DM
    Maslov, D
    Dueck, GW
    40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 318 - 323
  • [2] Synthesis Algorithm for Reversible Logic
    Hu, J.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTER INFORMATION SYSTEMS AND INDUSTRIAL APPLICATIONS (CISIA 2015), 2015, 18 : 36 - 38
  • [3] Algorithm based on related selection for reversible logic synthesis
    Xu, Mingqiang
    Guan, Zhijin
    Ni, Lihui
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2012, 24 (09): : 1218 - 1225
  • [4] A Cycle-Based Synthesis Algorithm for Reversible Logic
    Sasanian, Zahra
    Saeedi, Mehdi
    Sedighi, Mehdi
    Zamani, Morteza Saheb
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 745 - 750
  • [5] A constructive algorithm for reversible logic synthesis
    Yang, Guowu
    Xie, Fei
    Song, Xiaoyu
    Hung, William N. N.
    Perkowski, Marek A.
    2006 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-6, 2006, : 2401 - 2406
  • [6] An Algorithm for Reversible Logic Circuit Synthesis Based on Tensor Decomposition
    Lee, Hochang
    Jeong, Kyung Chul
    Han, Daewan
    Kim, Panjin
    ACM TRANSACTIONS ON QUANTUM COMPUTING, 2024, 5 (03):
  • [7] A Fast Symbolic Transformation Based Algorithm for Reversible Logic Synthesis
    Soeken, Mathias
    Dueck, Gerhard W.
    Miller, D. Michael
    REVERSIBLE COMPUTATION, RC 2016, 2016, 9720 : 307 - 321
  • [8] An algorithm for synthesis of reversible logic circuits
    Gupta, Pallav
    Agrawal, Abhinav
    Jha, Niraj K.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (11) : 2317 - 2330
  • [9] A Novel Transformation-Based Algorithm for Reversible Logic Synthesis
    Wan, Sishuang
    Chen, Hanwu
    Cao, Rujin
    ADVANCES IN COMPUTATION AND INTELLIGENCE, PROCEEDINGS, 2009, 5821 : 70 - 81
  • [10] Positive Davio-based Synthesis Algorithm for Reversible Logic
    Pang, Yu
    Wang, Shaoquan
    He, Zhilong
    Lin, Jinzhao
    Sultana, Sayeeda
    Radecka, Katarzyna
    2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 212 - 218
12345