A novel scheme for low voltage powerline communication signal processing

被引:0
|
作者
He, H. [1 ]
Jiang, X. [1 ]
Cheng, S. [1 ]
Nguimbis, J. [1 ]
Wu, X. [1 ]
机构
[1] Dept. of Elec. Power Engineering, Huazhong Univ. of Sci. and Technol., Wuhan 430074, China
来源
Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering | 2001年 / 21卷 / 07期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
11
引用
收藏
页码:66 / 71
相关论文
共 50 条
  • [11] A novel clipping based μ-law companding scheme for PAPR reduction over powerline communication
    Lekouaghet, Badis
    Himeur, Yassine
    Boukabou, Abdelkrim
    Senouci, Abdelkader
    2017 SEMINAR ON DETECTION SYSTEMS ARCHITECTURES AND TECHNOLOGIES (DAT), 2017,
  • [12] A Wide Band Modem Based on Impulse Modulation and Frequency Domain Signal Processing for Powerline Communication
    Tonello, Andrea M.
    GLOBECOM 2006 - 2006 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, 2006,
  • [13] POWERLINE FSK COMMUNICATION USING SIGNAL WIRE TECHNIQUE
    Yadav, Pushpendra
    Saini, Lalit Mohan
    2017 CONFERENCE ON EMERGING DEVICES AND SMART SYSTEMS (ICEDSS), 2017, : 210 - 213
  • [14] Low voltage powerline carrier interference analysis
    Liu, Ruixing
    Zeng, Guangyu
    Wen, Ying
    Liu, Ruiqiong
    ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS, 2007, : 1832 - 1835
  • [15] Low power adders using asynchronous pipelined modified low voltage MCML for signal processing and communication applications
    Kalavathidevi, T.
    Devi, K. S. Renuka
    Umadevi, S.
    Sakthivel, P.
    Ko, Seokbum
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2024, 118 (02) : 343 - 353
  • [16] Low power adders using  asynchronous pipelined modified low voltage MCML for signal processing and communication applications
    T. KalavathiDevi
    K. S. Renuka Devi
    S. Umadevi
    P. Sakthivel
    Seokbum Ko
    Analog Integrated Circuits and Signal Processing, 2024, 118 : 343 - 353
  • [17] A novel wide-swing wide-bandwidth scalable low-voltage analog CMOS multiplier for communication signal processing
    Hasan, S. M. Rezaul
    TENCON 2005 - 2005 IEEE REGION 10 CONFERENCE, VOLS 1-5, 2006, : 1101 - 1104
  • [18] Coupling unit topology for optimal signaling through the low-voltage powerline communication network
    Nguimbis, J
    Cheng, SJ
    Zhang, YB
    Xiong, L
    IEEE TRANSACTIONS ON POWER DELIVERY, 2004, 19 (03) : 1065 - 1071
  • [19] Design and Development of a Multi Port Powerline Communication Network Analyzer for Measurements of Low Voltage Grid Components
    Staubach, Axel
    Hirsch, Holger
    2021 IEEE INTERNATIONAL SYMPOSIUM ON POWER LINE COMMUNICATIONS AND ITS APPLICATIONS (ISPLC), 2021, : 31 - 36
  • [20] A powerline noise suppression scheme for the acquisition and processing of CSAMT data
    Wang, Meng
    Wang, Junlu
    Li, Jianhua
    Zheng, Yuanman
    Lin, Pinrong
    JOURNAL OF APPLIED GEOPHYSICS, 2024, 231