共 16 条
[1]
Koyanagi M., Kurino H., Lee K.W., Sakuma K., Miyakawa N., Itani H., Future System-on-silicon LSI Chips, IEEE Micro, 18, 4, pp. 17-22, (1998)
[2]
Fukushima T., Kikuchi H., Yamada Y., Konno T., Liang J., Sasaki K., Inamura K., Tanaka T., Koyanagi M., New threedimensional integration technology based on reconfigured wafer-on-wafer bonding technique, Technical Digests of IEEE International Electron Devices Meeting, pp. 985-988, (2007)
[3]
Yoshikawa H., Kawasaki A., Iiduka T., Nishimura Y., Tanida K., Akiyama K., Sekiguchi M., Matsuo M., Fukuchi S., Takahashi K., Chip scale camera (CSCM) Using through-sili-con-Via (TSV), ISSCC Digest of Technical Papers, pp. 476-477, (2009)
[4]
Tanaka N., Kawashita M., Yoshimura Y., Uematsu T., Fujisawa M., Shimokawa H., Kinoshita N., Naito T., Kikuchi T., Akazawa T., Characterization of MOS transistors after TSV fabrication and 3D-assembly, Proceedings of 2nd Electronics Systemintegration Technology Conference, pp. 131-134, (2008)
[5]
Kurita Y., Matsui S., Takahashi N., Soejima K., Komuro M., Itou M., Kakegawa C., Kawano M., Egawa Y., Saeki Y., Kikuchi H., Kato O., Yanagisawa A., Mitsuhashi T., Ishino M., Shibata K., Uchiyama S., Yamada J., Ikeda H., A 3D stacked memory integrated on a logic device using SMAFTI Technology, Proceedings of 57th Electronic Components and Technology Conference, pp. 821-829, (2007)
[6]
Kawano M., Takahashi N., Kurita Y., Soejima K., Komuro M., Matsui S., Three-dimensional packaging technology for stacked DRAM With 3-Gb/s Data Transfer, IEEE Transactions on Electron Devices, 55, 7, pp. 1614-1620, (2008)
[7]
Motoyoshi M., Through-silicon via (TSV), Proceedings of the IEEE, 97, 1, pp. 43-48, (2009)
[8]
Maebashi T., Nakamura N., Sacho Y., Nakayama S., Hashimoto E., Toyoda S., Miyakawa N., High density assembly technology using stacking method, IEEE 9th VLSI Packaging Workshop of Japan, pp. 149-152, (2008)
[9]
Knickerbocker J.U., Andry P.S., Dang B., Horton R.R., Patel C.S., Polastre R.J., Sakuma K., Sprogis E.S., Tsang C.K., Webb B.C., Wright S.L., 3D silicon integration, Proceedings of 58th Electronic Components and Technology Conference, pp. 538-543, (2008)
[10]
Scannell M., Poupon G., Di Cioccio L., Henry D., Souriau J.C., Grossi F., Leduc P., Batude P., Vinet M., Geugen P., Clavelier L., Sillon N., 3D Packaging and interconnect technologies at CEA-Leti Minatec, Proceedings of International Conference Electronic Packaging, pp. 191-195, (2009)