DIGITAL PHASE-LOCKED LOOP SYSTEM OF RESONANCE VOLTAGE INVERTER

被引：0
|
作者：
Zubkov I.S. [1 ]
Hutsaliuk V.Y. [1 ]
Yurchenko O.M. [1 ]
机构：
[1] Institute of Electrodynamics National Academy of Sciences of Ukraine, pr. Peremohy, 56, Kyiv
来源：
Technical Electrodynamics | 2022年 / 2022卷 / 02期
关键词：
high-frequency resonant inverter; inductive heating; phase-locked loop (PLL);
D O I：
10.15407/techned2022.02.027
中图分类号：
学科分类号：
摘要：
The digital phase-locked loop (PLL) system of the resonant voltage inverter with pulse density modulation for induction heating installations is developed, which improves the switching modes of transistors under a wide range of load parameters. The proposed system for frequency determination uses the feedback signal on the collector-emitter (drainsource) voltage of the inverter transistors and on the output current of the inverter, and stores this frequency on the interval of zero output voltage. A study of the PLL system in different operating modes when changing the load parameters is presented. References 8, figures 6, table 1. © 2022. All Rights Reserved.
引用
收藏
页码：27 / 34
页数：7
相关论文
共 50 条
  • [41] A Noise Reconfigurable All-Digital Phase-Locked Loop Using a Switched Capacitor-Based Frequency-Locked Loop and a Noise Detector
    Jang, Taekwang
    Jeong, Seokhyeon
    Jeon, Dongsuk
    Choo, Kyojin David
    Sylvester, Dennis
    Blaauw, David
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (01) : 50 - 65
  • [42] Phase-Locked Loop Simulations Using the Latency Insertion Method
    Schutt-Aine, Jose E.
    Goh, Patrick K.
    2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2013,
  • [43] High Performance CMOS Charge Pumps for Phase-locked Loop
    Rahman, Labonnah Farzana
    Ariffin, NurHazliza Bt
    Reaz, Mamun Bin Ibne
    Marufuzzaman, Mohammad
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2015, 16 (05) : 241 - 249
  • [44] Fault Injection Caused by Phase-Locked Loop Compromised With IEMI
    Nishiyama, Hikaru
    Fujimoto, Daisuke
    Hayashi, Yuichi
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2024,
  • [45] Delay-Based Phase-Locked Loop Parameters Design Based on Stability Region of Grid-Connected Single-Phase Inverter Under Grid Voltage Sags
    Xu, Jinming
    Hu, Yuan
    Qian, Hao
    Xie, Shaojun
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2022, 69 (11) : 11324 - 11334
  • [46] A time-constant calibrated phase-locked loop with a fast-locked time
    Han, Sung-Rung
    Chuang, Chi-Nan
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (01) : 34 - 37
  • [47] An Islanding Detection based on Virtual Impedance and Phase-Locked Loop
    Qiu, Wenbin
    Li, Yanjun
    Xiang, Ji
    Yu, Jie
    PROCEEDINGS OF THE 36TH CHINESE CONTROL CONFERENCE (CCC 2017), 2017, : 10553 - 10558
  • [48] Novel phase-locked loop using adaptive linear combiner
    Han, B
    Bae, B
    IEEE TRANSACTIONS ON POWER DELIVERY, 2006, 21 (01) : 513 - 514
  • [49] Synthesizable Digital Phase Locked Loop Implementation
    Imran, Rajib
    Islam, Monirul
    Abdullah-Al-kafi
    ADVANCES IN APPLIED MATERIALS AND ELECTRONICS ENGINEERING II, 2013, 684 : 317 - 321
  • [50] QPSK Modulator with Continuous Phase and Fast Response Based on Phase-Locked Loop
    Kirasamuthranon, Lerson
    Koseeyaporn, Jeerasuda
    Wardkein, Paramote
    RADIOENGINEERING, 2017, 26 (02) : 504 - 514
12345