DIGITAL PHASE-LOCKED LOOP SYSTEM OF RESONANCE VOLTAGE INVERTER

被引：0
|
作者：
Zubkov I.S. [1 ]
Hutsaliuk V.Y. [1 ]
Yurchenko O.M. [1 ]
机构：
[1] Institute of Electrodynamics National Academy of Sciences of Ukraine, pr. Peremohy, 56, Kyiv
来源：
Technical Electrodynamics | 2022年 / 2022卷 / 02期
关键词：
high-frequency resonant inverter; inductive heating; phase-locked loop (PLL);
D O I：
10.15407/techned2022.02.027
中图分类号：
学科分类号：
摘要：
The digital phase-locked loop (PLL) system of the resonant voltage inverter with pulse density modulation for induction heating installations is developed, which improves the switching modes of transistors under a wide range of load parameters. The proposed system for frequency determination uses the feedback signal on the collector-emitter (drainsource) voltage of the inverter transistors and on the output current of the inverter, and stores this frequency on the interval of zero output voltage. A study of the PLL system in different operating modes when changing the load parameters is presented. References 8, figures 6, table 1. © 2022. All Rights Reserved.
引用
收藏
页码：27 / 34
页数：7
相关论文
共 50 条
  • [31] WIDEBAND ALL-DIGITAL PHASE-LOCKED LOOP
    YAMAMOTO, H
    MORI, S
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1975, 58 (03): : 27 - 34
  • [32] NEW INTEGRATED CIRCUIT DIGITAL PHASE-LOCKED LOOP
    LEE, WH
    HARRINGTON, EV
    COX, DB
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1975, 11 (04) : 682 - 682
  • [33] A Digital Phase-locked Loop Based on MAP in PLC
    Wu, Zhilan
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION, 2009, : 76 - 79
  • [34] A Digital Phase-locked Loop Based on MAP in PLC
    Lu Saijun
    Li Qianshu
    Mao Taiping
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL IV, 2007, : 786 - +
  • [35] A wide-band digital phase-locked loop
    Ambarish, Shilpa
    Wagdy, Mahmoud Fawzy
    THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, : 597 - +
  • [36] A fast-locking digital phase-locked loop
    Wagdy, Mahmoud Fawzy
    Vaishnava, Srishti
    THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, : 742 - +
  • [37] OPTIMUM LSI IMPLEMENTATION FOR A DIGITAL PHASE-LOCKED LOOP
    LEUNG, WC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1978, 25 (04): : 222 - 228
  • [38] Analysis of Middle Frequency Resonance in DFIG System Considering Phase-Locked Loop
    Song, Yipeng
    Blaabjerg, Frede
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (01) : 343 - 356
  • [39] A kind of phase-locked loop for power system
    Zhang, Zhixia
    Piao, Zailin
    Guo, Dan
    Xie, Ying
    Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2012, 27 (02): : 250 - 254
  • [40] A new phase-locked loop (PLL) system
    Karimi-Ghartemani, M
    Iravani, MR
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 421 - 424
12345