DIGITAL PHASE-LOCKED LOOP SYSTEM OF RESONANCE VOLTAGE INVERTER

被引：0
|
作者：
Zubkov I.S. [1 ]
Hutsaliuk V.Y. [1 ]
Yurchenko O.M. [1 ]
机构：
[1] Institute of Electrodynamics National Academy of Sciences of Ukraine, pr. Peremohy, 56, Kyiv
来源：
Technical Electrodynamics | 2022年 / 2022卷 / 02期
关键词：
high-frequency resonant inverter; inductive heating; phase-locked loop (PLL);
D O I：
10.15407/techned2022.02.027
中图分类号：
学科分类号：
摘要：
The digital phase-locked loop (PLL) system of the resonant voltage inverter with pulse density modulation for induction heating installations is developed, which improves the switching modes of transistors under a wide range of load parameters. The proposed system for frequency determination uses the feedback signal on the collector-emitter (drainsource) voltage of the inverter transistors and on the output current of the inverter, and stores this frequency on the interval of zero output voltage. A study of the PLL system in different operating modes when changing the load parameters is presented. References 8, figures 6, table 1. © 2022. All Rights Reserved.
引用
收藏
页码：27 / 34
页数：7
相关论文
共 50 条
  • [21] All digital duty-cycle corrector for integrated phase noise improvement in phase-locked loop
    Akram, Muhammad Abrar
    Kim, Kyeong-Woo
    Bae, Jin-Hee
    Hwang, In-Chul
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 101 (03) : 641 - 649
  • [22] Designing an Ultralow-Voltage Phase-Locked Loop Using a Bulk-Driven Technique
    Lo, Yu-Lung
    Yang, Wei-Bin
    Chao, Ting-Sheng
    Cheng, Kuo-Hsing
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (05) : 339 - 343
  • [23] A Radiation-Hardened-By-Design Phase-Locked Loop Using Feedback Voltage Controlled Oscillator
    Jung, Seok Min
    Roveda, Janet Meiling
    PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 103 - 106
  • [24] A reconfigurable high-frequency phase-locked loop
    de Sousa, FR
    Huyart, B
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2004, 53 (04) : 1035 - 1039
  • [25] A Phase-Locked Loop With Background Leakage Current Compensation
    Chang, Jung-Yu
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (09) : 666 - 670
  • [26] Phase-Locked Loop Based on an Observer for Grid Synchronization
    Park, Yongsoon
    Sul, Seung-Ki
    Kim, Woo-Chull
    Lee, Hyun-Young
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2014, 50 (02) : 1256 - 1265
  • [27] All digital duty-cycle corrector for integrated phase noise improvement in phase-locked loop
    Muhammad Abrar Akram
    Kyeong-Woo Kim
    Jin-Hee Bae
    In-Chul Hwang
    Analog Integrated Circuits and Signal Processing, 2019, 101 : 641 - 649
  • [28] Global and partial synchronism in phase-locked loop networks
    Monteiro, LHA
    Canto, NCF
    Chaui-Berlinck, JG
    Orsatti, FM
    Piqueira, JRC
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 2003, 14 (06): : 1572 - 1575
  • [29] Nonlinear analysis of the synchronous reference frame phase-locked loop under unbalanced grid voltage
    Ponomarev, Anton
    Hagenmeyer, Veit
    Groell, Lutz
    NONLINEAR DYNAMICS, 2024, 112 (11) : 9225 - 9243
  • [30] Canceling Fundamental Fractional Spurs Due to Self-Interference in a Digital Phase-Locked Loop
    Gao, Zhong
    Staszewski, Robert Bogdan
    Babaie, Masoud
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (11) : 3716 - 3729
12345