DIGITAL PHASE-LOCKED LOOP SYSTEM OF RESONANCE VOLTAGE INVERTER

被引：0
|
作者：
Zubkov I.S. [1 ]
Hutsaliuk V.Y. [1 ]
Yurchenko O.M. [1 ]
机构：
[1] Institute of Electrodynamics National Academy of Sciences of Ukraine, pr. Peremohy, 56, Kyiv
来源：
Technical Electrodynamics | 2022年 / 2022卷 / 02期
关键词：
high-frequency resonant inverter; inductive heating; phase-locked loop (PLL);
D O I：
10.15407/techned2022.02.027
中图分类号：
学科分类号：
摘要：
The digital phase-locked loop (PLL) system of the resonant voltage inverter with pulse density modulation for induction heating installations is developed, which improves the switching modes of transistors under a wide range of load parameters. The proposed system for frequency determination uses the feedback signal on the collector-emitter (drainsource) voltage of the inverter transistors and on the output current of the inverter, and stores this frequency on the interval of zero output voltage. A study of the PLL system in different operating modes when changing the load parameters is presented. References 8, figures 6, table 1. © 2022. All Rights Reserved.
引用
收藏
页码：27 / 34
页数：7
相关论文
共 50 条
  • [21] DETERMINATION OF THE TOLERABLE PHASE JITTER IN A DIGITAL PHASE-LOCKED LOOP
    BARTEL, W
    FREQUENZ, 1979, 33 (02) : 51 - 57
  • [22] Phase-locked loop with adaptive signal cancellation for three-phase network side voltage source inverter
    Ostrem, Trond
    Sulkowski, Waldemar
    Norum, Lars
    Yadong, Wang
    2007 EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS, VOLS 1-10, 2007, : 2470 - 2479
  • [23] NEW DUAL DIGITAL PHASE-LOCKED LOOP.
    Yamasaki, Shoichiro
    Nakagawa, Masao
    Tsunogae, Toshio
    Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1986, 69 (05): : 67 - 74
  • [24] Verifying Global Convergence for a Digital Phase-Locked Loop
    Wei, Jijie
    Peng, Yan
    Yu, Ge
    Greenstreet, Mark
    2013 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), 2013, : 113 - 120
  • [25] Intelligent phase-locked loop for digital network synchronization
    Zhang, Qingnan
    Zhao, Xin
    Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 1991, 25 (05): : 91 - 98
  • [26] A New Approach on Design of a Digital Phase-Locked Loop
    Ahn, Choon Ki
    Shi, Peng
    You, Sung Hyun
    IEEE SIGNAL PROCESSING LETTERS, 2016, 23 (05) : 600 - 604
  • [27] Modeling and Simulation of Digital Phase-Locked Loop in Simulink
    Parkaban, N.
    Robens, M.
    Grewing, C.
    Christ, V.
    Liebau, D.
    Muralidharan, P.
    Nielinger, D.
    Yegin, U.
    Zambanini, A.
    van Waasen, S.
    15TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2018), 2018, : 121 - 124
  • [28] Fractional-order digital phase-locked loop
    El-Khazali, Reyad
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 963 - 966
  • [29] MULTILOOP HYBRID DIGITAL PHASE-LOCKED LOOP.
    Majumdar, T.
    Bhattacharya, A.K.
    Ray, S.K.
    Biswas, B.N.
    1600, (28):
  • [30] The study of the digital three-phase phase-locked loop in the photovoltaic grid system
    Lu, Yuan
    Song, Xiao-ou
    Lu, Xiaoli
    FRONTIERS OF MANUFACTURING SCIENCE AND MEASURING TECHNOLOGY III, PTS 1-3, 2013, 401 : 1571 - 1574
12345