DIGITAL PHASE-LOCKED LOOP SYSTEM OF RESONANCE VOLTAGE INVERTER

被引：0

作者：

Zubkov I.S. ^{[1
]}

Hutsaliuk V.Y. ^{[1
]}

Yurchenko O.M. ^{[1
]}

机构：

[1] Institute of Electrodynamics National Academy of Sciences of Ukraine, pr. Peremohy, 56, Kyiv

来源：

Technical Electrodynamics | 2022年 / 2022卷 / 02期

关键词：

high-frequency resonant inverter; inductive heating; phase-locked loop (PLL);

D O I：

10.15407/techned2022.02.027

中图分类号：

学科分类号：

摘要：

The digital phase-locked loop (PLL) system of the resonant voltage inverter with pulse density modulation for induction heating installations is developed, which improves the switching modes of transistors under a wide range of load parameters. The proposed system for frequency determination uses the feedback signal on the collector-emitter (drainsource) voltage of the inverter transistors and on the output current of the inverter, and stores this frequency on the interval of zero output voltage. A study of the PLL system in different operating modes when changing the load parameters is presented. References 8, figures 6, table 1. © 2022. All Rights Reserved.

引用

页码：27 / 34

页数：7

共 50 条

[1] A digital phase-locked loop based LLRF system
Fu, Xiaoliang
Fong, Ken
Yin, Zhiguo
Zheng, Qiwen
Au, Thomas
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2020, 962
[2] DIGITAL PHASE-LOCKED LOOP.
Furtney Jr., R.W.
1884, (17):
[3] DYNAMICS OF DIGITAL PHASE-LOCKED LOOP
MAKSAKOV, VP
RADIOTEKHNIKA I ELEKTRONIKA, 1988, 33 (05): : 999 - 1007
[4] DIGITAL PHASE-LOCKED LOOP MODELS
BELYKH, VN
RADIOTEKHNIKA I ELEKTRONIKA, 1979, 24 (11): : 2244 - 2253
[5] A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity Minimization
Tien, Che-Wei
Liu, Shen-Iuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (06) : 1830 - 1839
[6] CONTROL OF THE DURATION OF THE TRANSIENTS IN A DIGITAL PHASE-LOCKED LOOP SYSTEM
BRYUKHANOV, YA
TELECOMMUNICATIONS AND RADIO ENGINEERING, 1992, 47 (07) : 13 - 16
[7] JITTER REDUCTION OF A DIGITAL PHASE-LOCKED LOOP
YAMASHITA, M
TSUJI, T
NISHIMURA, T
MURATA, M
NAMEKAWA, T
PROCEEDINGS OF THE IEEE, 1976, 64 (11) : 1640 - 1641
[8] A digital phase-locked loop for frequency detection
Werter, JM
38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 1252 - 1255
[9] A design method for digital phase-locked loop
Ru Jiyuan
Liu Yujia
Xue Wei
PROCEEDINGS OF THE 2015 4TH NATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING ( NCEECE 2015), 2016, 47 : 1471 - 1475
[10] DIGITAL PHASE-LOCKED LOOP WITH JITTER BOUNDED
WALTERS, SM
TROUDET, T
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (07): : 980 - 987

← 1 2 3 4 5 →