Design of a 10-Gb/s 0.18 μm CMOS multiplexer with the integrated clock generation circuit

被引:0
作者
Institute of RF- and OE-ICs of Southeast University, Nanjing 210096, China [1 ]
不详 [2 ]
机构
[1] Institute of RF- and OE-ICs of Southeast University
[2] Power and RF Microelectronic Research Centre, Nanjing University of Posts and Telecommunications
来源
Gaojishu Tongxin | / 5卷 / 523-530期
关键词
Clock extraction; Multiplexer (MUX); Phase/frequency detector; Pulse width distortion; Voltage controlled oscillator;
D O I
10.3772/j.issn.1002-0470.2012.05.012
中图分类号
学科分类号
摘要
Considering that, conventionally, a clock function block is not integrated with a multiplexer (MUX), which brings restrictions to MUX's integration and application, the research on integrating the clock circuit with a multiplexer was performed, and a 10-Gb/s half-rate 2:1 MUX with the integrated clock generation circuit was designed and fabricated in the SMIC 0.18 μm CMOS process. The whole circuit consists of a 5 Gb/s clock extraction circuit (CEC) and a 10 Gb/s half-rate 2:1 MUX. The CEC extracts a 5 GHz clock from one of two input data, and then provides the MUX with it. The CEC comprises a phase/frequency detector (PFD), a voltage/current converter (V/I), a loop filter (LF), and a voltage controlled oscillator (VCO). A Pottbäcker PFD can not only enlarge the pull-in range of the loop, but also tolerate up to ±45° phase error deviating from ideal inphase/quadrature (I/Q) clocks, so a 3-stage ring VCO can be employed. The measuremental results show that the circuit can work without any external component, reference clock, or manual tuning. The chip area is 670 μm×760 μm. Under a 1.8 V supply, it has the power consumption of 180 mW, in which, only 60% is used by the core blocks.
引用
收藏
页码:523 / 530
页数:7
相关论文
共 16 条
[1]  
(2005)
[2]  
Cong H.I., Logan S.M., Loinaz M.J., Et al., A 10-Gb/s 16:1 mutliplexer and 10-Ghz clock synthesizer in 0.25-μm SiGe BiCMOS, IEEE Journal of Solid-State Circuits, 36, 12, pp. 1946-1955, (2001)
[3]  
Nakasha Y., Suzuki T., Kano H., Et al., A 43-Gb/s full-rate-clock 4:1 multiplexer in InP-based HEMT technology, IEEE Journal of Solid-State Circuits, 37, 12, pp. 1703-1709, (2002)
[4]  
Tang X., Wang X.J., Zhang S.Y., Et al., A 2-Gb/s 16:1 multiplexer in 0.18 μm CMOS, Proceedings of the 2008 IEEE International Conference on Microwave and Millimeter Wave Technology, pp. 868-870, (2008)
[5]  
Hai T., Shaeffer D.K., Min X., Et al., 40-43-Gb/s OC-768 16:1 MUX/CMU chipset with SFI-5 compliance, IEEE Journal of Solid-State Circuits, 38, 12, pp. 2169-2180, (2003)
[6]  
34, 3, pp. 289-292, (2004)
[7]  
Greshishchev Y.M., Schvan P., A fully integrated SiGe receiver IC for 10-Gb/s data rate, IEEE Journal of Solid-State Circuits, 35, 12, pp. 1949-1957, (2000)
[8]  
Chien J.C., Lu L.H., A 15-Gb/s 2:1 multiplexer in 0.18 μm CMOS, IEEE Microwave and Wireless Components, 16, 10, pp. 558-560, (2006)
[9]  
Momtaz A., Cao J., Caresosa M., Et al., A fully integrated SONET OC-48 transceiver in standard CMOS, IEEE Journal of Solid-Sate Circuits, 36, 12, pp. 1964-1973, (2001)
[10]  
Zhang C.C., Wang Z.G., Shi S., Et al., A 20-Gb/s 1:2 demultiplexer in 0.18 μm CMOS, Journal of Semiconductors, 30, 5, (2009)