共 50 条
- [41] A low power VLSI implementation for JPEG2000 codec 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 58 - 61
- [42] IMPLEMENTATION OF A 2D-DWT SYSTEM ARCHITECTURE FOR JPEG2000 USING MATLAB AND DSP 2016 INTERNATIONAL CONFERENCE ON COMPUTATION SYSTEM AND INFORMATION TECHNOLOGY FOR SUSTAINABLE SOLUTIONS (CSITSS), 2016, : 86 - 90
- [43] FIDP: A novel architecture for lifting-based 2D DWT in JPEG2000 ADVANCES IN MULTIMEDIA MODELING, PT 2, 2007, 4352 : 373 - +
- [44] High Speed and Memory Efficient VLSI Architecture of 2D 5/3 DWT Using Interlaced Scan Algorithm for JPEG2000 PROCEEDINGS OF 2012 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2012), 2012, : 180 - 184
- [47] Novel JPEG 2000 Compliant DWT and IWT VLSI Implementations Journal of VLSI signal processing systems for signal, image and video technology, 2003, 35 : 137 - 153
- [48] Novel JPEG 2000 compliant DWT and IWT VLSI implementations JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 35 (02): : 137 - 153
- [49] Design framework for JPEG2000 system architecture INTELLIGENT AUTOMATION AND SOFT COMPUTING, 2006, 12 (03): : 331 - 343