共 50 条
- [21] A High-Throughput VLSI Architecture Design of Arithmetic Encoder in JPEG2000 Journal of Signal Processing Systems, 2015, 81 : 227 - 247
- [22] A High-Throughput VLSI Architecture Design of Arithmetic Encoder in JPEG2000 JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2015, 81 (02): : 227 - 247
- [24] Efficient pass-pipelined VLSI architecture for context modeling of JPEG2000 2007 ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS, 2007, : 63 - 66
- [25] VLSI implement of JPEG2000 arithmetic decoder Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China, 2006, 35 (06): : 920 - 923
- [26] Efficient FPGA Implementation of Modified DWT for JPEG2000 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2192 - 2195
- [30] EBCOT coprocessing architecture for JPEG2000 VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2004, PTS 1 AND 2, 2004, 5308 : 1333 - 1340