VLSI architecture of DWT for JPEG2000

被引：0
|
作者：
Liu, Lei-Bo [1 ]
Wang, Xue-Jin [2 ]
Meng, Hong-Ying [2 ]
Wang, Zhi-Hua [2 ]
Chen, Hong-Yi [1 ]
Xia, Yu-Wen [3 ]
机构：
[1] Inst. of Microelectronics, Tsinghua Univ., Beijing 100084, China
[2] Dept. of Electron. Eng., Tsinghua Univ., Beijing 100084, China
[3] Dept. of Electron. Eng., Beijing Univ. of Aero. and Astron., Beijing 100083, China
来源：
Tien Tzu Hsueh Pao/Acta Electronica Sinica | 2002年 / 30卷 / 11期
关键词：
Lifting algorithms - Spatial combinative lifting algorithms;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1609 / 1612
相关论文
共 50 条
  • [1] An efficient VLSI implementation of DWT for JPEG2000
    Zhu, K
    Zhou, XF
    Hua, L
    Zhang, QL
    PROCEEDINGS OF 2003 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS & SIGNAL PROCESSING, PROCEEDINGS, VOLS 1 AND 2, 2003, : 990 - 993
  • [2] A Reconfigurable Architecture for DWT and IDWT in JPEG2000
    Hong Qi
    Wang Kanwen
    Cao Wei
    Tong Jiarong
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 191 - 194
  • [3] Efficient DWT-EBCOT combined VLSI architecture with low memory for JPEG2000
    State Key Lab. of Integrated Service Networks, Xidian Univ., Xi'an 710071, China
    Dianzi Yu Xinxi Xuebao, 2009, 3 (731-735):
  • [4] Architecture design and VLSI implementation for JPEG2000
    Tsai, TH
    Pan, YN
    Tsai, LT
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 606 - 609
  • [5] Efficient VLSI Architecture of JPEG2000 Encoder
    Guo, Jie
    Li, Yunsong
    Liu, Kai
    Lei, Jie
    Wu, Chengke
    2013 6TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING (CISP), VOLS 1-3, 2013, : 192 - 197
  • [6] A VLSI architecture of EBCOT encoder for JPEG2000
    Liu, LB
    Li, DJ
    Zhang, L
    Wang, ZH
    Chen, HY
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 882 - 885
  • [7] VLSI Architecture for MQ coder in JPEG2000
    Ramulu, G.
    Kumar, A. T. Rajesh
    Rao, A. Sarveswara
    Chandra, S. Sharath
    Gopal, M. Madana
    2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 106 - 110
  • [8] Novel VLSI architecture of 2-D DWT/IDWT for JPEG2000 based on diagonal storage
    Qin, X
    Yan, XL
    Yang, CP
    Zhao, X
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1657 - 1660
  • [9] High Parallel VLSI Architecture Design of BPC in JPEG2000
    Li, Lintao
    Shi, Jiangyi
    Di, Zhixiong
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [10] Low-power and high-speed VLSI architecture of 2-D DWT for JPEG2000
    Lan, XG
    Zheng, NN
    Liu, YH
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, PROCEEDINGS, 2004, : 110 - 113
12345