Study on the Fast Phase-locked Technology Applied in Three-phase Grid-connected System

被引：0
|
作者：
Zhao H. [1 ]
Zheng Q. [1 ]
Li Y. [1 ]
Li D. [1 ]
机构：
[1] School of Electrical Engineering, Beijing Jiaotong University, Beijing
来源：
Li, Yan (liyan@bjtu.edu.cn) | 2018年 / Science Press卷 / 44期
基金：
中国国家自然科学基金;
关键词：
Grid voltage; Harmonics; Low-pass filter; Phase angle; Phase-locked loop; Voltage sag;
D O I：
10.13336/j.1003-6520.hve.20171227038
中图分类号：
学科分类号：
摘要：
For improving the rapidity and stability of the phase detection in a three-phase grid-connected system, we proposed a novel fast phase-locked loop (FPLL) method. Firstly, by analyzing the inherent relationship between the grid voltage and the phase angle, and through calculation and table looking-up, the real-time phase angle can be obtained by the proposed FPLL. Moreover, the harmonic and disturbance contents in phase angle can be eliminated by a digital low-pass filter. Experiments and comparisons between FPLL and SRF-PLL were performed under five conditions of gird voltage, including the conditions of three-phase grid voltages sag synchronously, frequency changes, phase jumps, with harmonics and phase loses, etc. The experimental results show that, compared with SRF-PLL, FPLL has a faster phase tracking speed and a better phase-locking performance. Therefore, the proposed FPLL can be widely applied in the occasions where a fast dynamic response performance in three-phase grid-connected systems is required. © 2018, High Voltage Engineering Editorial Department of CEPRI. All right reserved.
引用
收藏
页码：314 / 320
页数：6
相关论文
共 14 条
  • [1] Tian G., Wang S., Liu G., Et al., Design of improved phase locked loop for grid synchronization in wind power generation systems, High Voltage Engineering, 40, 5, pp. 1546-1552, (2014)
  • [2] Du J., Zhao H., Zheng Q., Switching pattern logic current control for three-phase PWM rectifier, Electric Power Automation Equipment, 36, 2, pp. 78-82, (2016)
  • [3] Xue Y., Ge F., Zhao Z., Et al., DC low-voltage ride-through control strategy of LCC-C-MMC hybrid HVDC system, High Voltage Engineering, 42, 1, pp. 85-96, (2016)
  • [4] Ren Y., Hu H., Xue Y., Et al., Low voltage ride-through capability improvement of PMSG based on chopper circuit and reactive priority control, High Voltage Engineering, 42, 1, pp. 11-18, (2016)
  • [5] Lee K.J., Lee J.P., Shin D., Et al., A novel grid synchronization PLL method based on low-pass notch filter for grid-connected PCS, IEEE Transactions on Industrial Electronics, 61, 1, pp. 292-301, (2014)
  • [6] Golestan S., Guerrero J.M., Conventional synchronous reference frame phase-locked loop is an adaptive complex filter, IEEE Transactions on Industrial Electronics, 62, 3, pp. 1679-1682, (2015)
  • [7] Kulkarni A., John V., Design of synchronous reference frame phase-locked loop with the presence of DC offsets in the input voltage, IET Power Electronics, 8, 12, pp. 2435-2443, (2015)
  • [8] Yuan X., Allmeling J., Merk W., Et al., Stationary-frame generalized integrators for current control of active power filters with zero steady state error for current harmonics of concert under unbalanced and distorted operation conditions, IEEE Transactions Applications, 38, 2, pp. 523-532, (2002)
  • [9] Rodriguze P., Pou P., Bergas J., Decoupled double synchronous reference frame PLL for power converters control, IEEE Transactions on Power Electronics, 22, 2, pp. 584-592, (2007)
  • [10] Rodriguez P., Teodorescu R., Candela I., Et al., New positive sequence voltage detector for grid synchronization of power converter under faulty grid condition, IEEE Power Electronics Specialists Conference, (2006)
12