共 18 条
[1]
Monreiro C., Takahashi Y., Sekine T., Low-power secure S-box circuit using charge-sharing symmetric adiabatic logic for advanced encryption standard hardware design, IET Circuits, Devices & Systems, 9, 5, pp. 362-369, (2015)
[2]
Al Jassani B.A., Urquhart N., Almaini A.E.A., Manipulation and optimization techniques for Boolean logic, IET Computers & Digital Techniques, 4, 3, pp. 227-239, (2010)
[3]
Bu D., Jiang J., Dual logic based polarity conversion and optimization of mixed polarity RM circuits, Acta Electronica Sinica, 43, 1, pp. 79-85, (2015)
[4]
Wang P., Wang Z., Chen Y., Et al., Searching the best polarity for fixed polarity Reed-Muller circuits based on delay model, Journal of Zhejiang University: Engineering Science, 47, 2, pp. 361-366, (2013)
[5]
Bu D., Fast heuristic area optimization algorithm for ESOP circuits, Journal of Computer-Aided Design & Computer Graphics, 27, 11, pp. 2161-2168, (2015)
[6]
He Z.X., Xiao L.M., Gu F.E.I., Et al., An efficient and fast polarity optimization approach for mixed polarity Reed-Muller logic circuits, Frontiers of Computer Science, 11, 4, pp. 1-15, (2017)
[7]
Wang L., Xia Y., Chen X., Two-level MPRM functions optimization based on majority cubes, Journal of Electronics & Information Technology, 34, 4, pp. 986-991, (2012)
[8]
Das A., Pradhan S.N., Thermal aware FPRM based AND-XOR network synthesis of logic circuits, Proceedings of the 2nd IEEE International Conference on Recent Trends in Information System(ReTIS), pp. 497-502, (2015)
[9]
Wang P.J., Li K.P., Zhang H.H., PMGA and its application in area and power optimization for ternary FPRM circuit, Journal of Semiconductors, 37, 1, pp. 126-130, (2016)
[10]
Jing S., Jiang H., Xu W., Et al., Cloud manufac-turing service composition considering execution reliability, Journal of Computer-Aided Design & Computer Graphics, 26, 3, pp. 392-400, (2014)