A Low Jitter PLL Circuit using Time Amplifier

被引：0
|
作者：
Murakoshi Y. [1 ]
Inagaki Y. [2 ]
Matsuya Y. [2 ]
机构：
[1] Electrical Engineering and Electronics Course, Graduate School of Science and Engineering, Aoyama Gakuin University, 5-10-1, Fuchinobe, Chuo-ku, Sagamihara, Kanagawa
[2] College of Science and Engineering, Aoyama Gakuin University, 5-10-1, Fuchinobe, Chuo-ku, Sagamihara, Kanagawa
来源：
IEEJ Transactions on Electronics, Information and Systems | 2021年 / 141卷 / 01期
关键词：
Nonlinear phase detector; Phase detector; Phase looked loop circuit; Time amplifier;
D O I：
10.1541/ieejeiss.141.25
中图分类号：
学科分类号：
摘要：
The frequency error and the phase noise decide on the performance of PLL. The phase noise of PLL is proportional to jitter. The jitter is degraded due to the dead time of the phase detector. In this paper, we proposed the time amplifier (TimeAMP) phase detector for reducing the dead time of the phase detector. The control pulse width of the charge pump switches is amplified from the time lag of input pulses by TimeAMP. We confirm by the transistor level simulation that the dead time is reduced to 1/100 and the lock time is reduced to 1/2. © 2021 The Institute of Electrical Engineers of Japan.
引用
收藏
页码：25 / 30
页数：5
相关论文
共 50 条
  • [31] A Low-Jitter and Low-Spur Charge-Sampling PLL
    Gong, Jiang
    Charbon, Edoardo
    Sebastiano, Fabio
    Babaie, Masoud
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (02) : 492 - 504
  • [32] A Low Jitter PLL Design Using Active Loop Filter and Low-Dropout Regulator For Supply Regulation
    Jeon, Gyunam
    Kim, Kyung Ki
    Kim, Yong-Bin
    2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 223 - 224
  • [33] Built-in jitter measurement circuit for PLL based on variable vernier delay line
    Cai, Zhikuang
    Xu, Haobo
    Hu, Shanwen
    Yang, Jun
    IEICE ELECTRONICS EXPRESS, 2017, 14 (03):
  • [34] A monolithic 1 GHz 0.6μm CMOS low jitter PLL
    Jun, T
    Wang, ZG
    Liang, BL
    Hu, Y
    Shi, Y
    Zheng, YD
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1500 - 1503
  • [35] A low-jitter charge-pumped PLL for LiDAR detectors
    Bi, Yuanhao
    Li, Ming
    Li, Zheng
    Li, Siyu
    Wang, Shuaikang
    Xu, Yue
    MICROELECTRONICS JOURNAL, 2025, 156
  • [36] A wideband low-jitter PLL with an optimized Ring-VCO
    Zou, Wei
    Ren, Daming
    Zou, Xuecheng
    IEICE ELECTRONICS EXPRESS, 2020, 17 (03):
  • [37] Time-Domain PLL Modeling and RJ/DJ Jitter Decomposition
    Bidaj, Klodjan
    Begueret, Jean-Baptiste
    Houdali, Nabil
    Deroo, Jerome
    Rieubon, Sebastien
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 185 - 188
  • [38] An Integrated Low Jitter PLL For High Speed High Resolution DACs
    Zhang, Qinfeng
    Jiang, Yingdan
    Wan, Shuqin
    Li, Peicheng
    Zhang, Tao
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2016, : 172 - 175
  • [39] A Low-jitter Low-area PLL with Process-independent Bandwidth
    Li, Jing
    Ning, Ning
    Hu, Yong
    Wu, Kejun
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 973 - 975
  • [40] A 2.5Gbps quad CMOS transceiver cell using regulated supply low jitter PLL
    Khawshe, Vijay
    Kumar, Pravin
    Rangnekar, Renu
    Vyas, Kapil
    Prabu, Kashi
    Mahabaleshwara
    Jain, Manish
    Mishra, Navin
    Abhyankar, Abhijit
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 141 - +
12345