A Low Jitter PLL Circuit using Time Amplifier

被引：0
|
作者：
Murakoshi Y. [1 ]
Inagaki Y. [2 ]
Matsuya Y. [2 ]
机构：
[1] Electrical Engineering and Electronics Course, Graduate School of Science and Engineering, Aoyama Gakuin University, 5-10-1, Fuchinobe, Chuo-ku, Sagamihara, Kanagawa
[2] College of Science and Engineering, Aoyama Gakuin University, 5-10-1, Fuchinobe, Chuo-ku, Sagamihara, Kanagawa
来源：
IEEJ Transactions on Electronics, Information and Systems | 2021年 / 141卷 / 01期
关键词：
Nonlinear phase detector; Phase detector; Phase looked loop circuit; Time amplifier;
D O I：
10.1541/ieejeiss.141.25
中图分类号：
学科分类号：
摘要：
The frequency error and the phase noise decide on the performance of PLL. The phase noise of PLL is proportional to jitter. The jitter is degraded due to the dead time of the phase detector. In this paper, we proposed the time amplifier (TimeAMP) phase detector for reducing the dead time of the phase detector. The control pulse width of the charge pump switches is amplified from the time lag of input pulses by TimeAMP. We confirm by the transistor level simulation that the dead time is reduced to 1/100 and the lock time is reduced to 1/2. © 2021 The Institute of Electrical Engineers of Japan.
引用
收藏
页码：25 / 30
页数：5
相关论文
共 50 条
  • [1] An on-chip jitter measurement circuit for the PLL
    Tsai, CC
    Lee, CL
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 332 - 335
  • [2] Low jitter trigger circuit and wide band amplifier of fast electronics
    China Inst of Atomic Energy, Beijing, China
    Yuanzineng Kexue Jishu, 4 (372-376):
  • [3] Low Jitter and Low Power PLL : Towards The Utopia
    Gao, Xiang
    2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, : 38 - 39
  • [4] A LOW JITTER, LOW-COST, TIME-OF-FLIGHT CIRCUIT
    CABLE, MD
    DERZON, MS
    VIEIRA, RG
    SPRACKLEN, HP
    CONSULTANT, PE
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1988, 35 (01) : 133 - 134
  • [5] A difference detector PFD for low jitter PLL
    Cheng, KH
    Yao, TH
    Jiang, SY
    Yang, WB
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 43 - 46
  • [6] Low-Jitter PLL by Interpolate Compensation
    Nakanishi, Yutaka
    Kobayashi, Fuminori
    Kondoh, Hitoshi
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1078 - +
  • [7] An integrated CMOS PLL for low-jitter applications
    Herzel, F
    Fischer, G
    Gustat, H
    Weger, P
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2002, 49 (06): : 427 - 429
  • [8] A Low-Jitter PLL for Digital TV Instrumentation
    Kobayashi, Fuminori
    Nakanishi, Yutaka
    Kondoh, Hitoshi
    ISIE: 2009 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, 2009, : 1564 - +
  • [9] Optimization and implementation of PLL jitter BIST circuit based on MRV technique
    Cai, Zhikuang
    Xu, Liang
    Ren, Lizheng
    Xu, Haobo
    Shi, Longxing
    Dongnan Daxue Xuebao (Ziran Kexue Ban)/Journal of Southeast University (Natural Science Edition), 2014, 44 (03): : 482 - 486
  • [10] Design of a Low Jitter PLL for Serializer/Deserializer Transmitter
    Dhulipati, Sireesha
    He, Lili
    WORLD CONGRESS ON ENGINEERING, WCE 2015, VOL I, 2015, : 359 - 362
12345