Impact of drain underlap length variation on the DC and RF performance of cylindrical gate tunnel FET

被引:0
作者
Dash S. [1 ]
Mishra G.P. [2 ]
机构
[1] Deptartment of Electronics & Communication Engineering, Institute of Technical Education & Research, Siksha 'O' Anusandhan (Deemed to be University), Bhubaneswar
[2] Deptartment of Electronics & Telecommunication Engineering, National Institute of Technology Raipur, Raipur
关键词
Ambipolar current; CGT; Energy band analysis; ON-state current; RF analysis; Underlap length;
D O I
10.2174/2210681210666200225125854
中图分类号
学科分类号
摘要
Introduction: Here, we present an n-channel cylindrical gate tunnel FET with drain underlap engineering (CGT-DU) and the simulation process is carried out using a 3-D device simulator from Synopsys. Methods: The analog and radio frequency (RF) performance of the device has been studied extensively in terms of the electric field, energy band analysis, drain current, gain bandwidth product, unity gain cut-­‐off frequency, transconductance frequency product, and maximum oscillation frequency for different values of drain underlap length. Results: The increase in underlap length in CGT paves the way for a substantial reduction in ambipolar current without degrading the ON-state current. The proposed device exhibits lower lateral electric field, larger tunneling length and lower gate to drain capacitance at the drain end with a higher underlap length. Conclusion: CGT-DU exhibits superior ambipolar and RF performance without degrading ON-state current and threshold voltage. © 2021 Bentham Science Publishers.
引用
收藏
页码:97 / 103
页数:6
相关论文
共 26 条
[1]  
Ionescu A.M., Riel H., Tunnel field-effect transistors as energy-efficient electronic switches, Nature, 479, 7373, pp. 329-337, (2011)
[2]  
Sakurai T., Perspectives of low power VLSI’s, IEICE Trans. Elec-tron, E87-C, pp. 429-436, (2004)
[3]  
Sze S.M., Physics of Semiconductor Devices, (1969)
[4]  
Auth C.P., Plummer J.D., Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET’s, IEEE Electron Device Lett, 18, pp. 74-76, (1997)
[5]  
Dubey S., Santra A., Saramekala G., Kumar M., Tiwari P.K., An analytical threshold voltage model for Triple-Material Cylindrical Gate-All-Around (TM-CGAA) MOSFETs, IEEE Trans. Nano-Technol, 12, pp. 766-774, (2013)
[6]  
Zhang Q., Zhao W., Seabaugh A., Low-subthreshold-swing tunnel transistors, IEEE Electron Device Lett, 27, pp. 297-300, (2006)
[7]  
Choi W.Y., Park B.G., Lee J.D., Liu T.J.K., Tunneling Field-Effect Transistors (TFETs) with Subthreshold Swing (SS) less than 60 mV/dec, IEEE Electron Device Lett, 28, pp. 743-745, (2007)
[8]  
Dash S., Mishra G.P.A., 2-D analytical cylindrical gate tunnel FET (CGTFET) model: Impact of shortest tunneling distance, Adv. Nat. Sci. Nanosci. Nanotechnol, 6, (2015)
[9]  
Dash S., Mishra G.P., A new analytical threshold voltage model of cylindrical gate tunnel FET (CG-TFET), Superlattices Micro-struct, 86, pp. 211-220, (2015)
[10]  
Dash S., Sahoo G.S., Mishra G.P., Subthreshold swing minimiza-tion of cylindrical tunnel FET using binary metal alloy gate, Super-lattices Microstruct, 91, pp. 105-111, (2016)