Transient Synchronization Stability Analysis of Paralleled Converter Systems With Phase-locked Loop

被引:0
|
作者
Yi, Xiangtong [1 ]
Huang, Wen [1 ]
Shen, Chao [1 ]
Peng, Yelun [1 ]
Shuai, Zhikang [1 ]
机构
[1] National Engineering Research Center for Power Conversion and Control, Hunan University, Hunan Province, Changsha,410082, China
基金
国家杰出青年科学基金;
关键词
Equal-area criterion - Impedance voltages - Interaction mechanisms - Large disturbance - Multi-converter systems - Mutual impedance - Paralleled converter system - Phase-locked loop synchronized converter - Synchronization stability - Transient synchronization stability;
D O I
暂无
中图分类号
学科分类号
摘要
Multi-converter systems with high penetration of phase-locked loop synchronized converters are prone to have transient synchronization instability under large disturbances. In order to ensure the stable operation of the multi-converter system after large disturbances, it is crucial to study the interaction mechanism between converters on transient synchronization stability of the whole system. To this end, this paper took the paralleled-converter system as an example, and built a transient interaction model. It can be found that the interaction between converters was determined by the mutual-impedance voltage drop, mainly affected by different current injection angles during the fault. On this basis, with considering the dynamic characteristic of the interaction between converters, the interaction mechanism was revealed based on equal area criterion (EAC). The effect of different current injection angles on transient synchronization stability of the system was quantitatively analyzed. The research result shows that transient synchronization stability of the paralleled-converter system can be significantly enhanced when the mutual- impedance and self-impedance voltage drop have opposite signs. Finally, the corresponding model was provided in PSCAD/ EMTDC and RT-LAB hardware-in-the-loop experimental platform to verify the correctness of theoretical analysis. © 2022 Chinese Society for Electrical Engineering. All rights reserved.
引用
收藏
页码:6338 / 6346
相关论文
共 50 条
  • [41] GRAPHICAL ANALYSIS OF A DIGITAL PHASE-LOCKED LOOP
    RUSSO, F
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1979, 15 (01) : 88 - 94
  • [42] Limitations of the classical phase-locked loop analysis
    Kuznetsov, N. V.
    Kuznetsova, O. A.
    Leonov, G. A.
    Neittaanmaki, P.
    Yuldashev, M. V.
    Yuldashev, R. V.
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 533 - 536
  • [43] A Phase-Locked Loop with Saturated Estimator for Single-Phase Grid Synchronization
    Escobar, G.
    del Puerto-Flores, D.
    Lopez-Sanchez, M. J.
    PROCEEDINGS OF THE 2016 13TH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (CIEP), 2016, : 227 - 231
  • [44] Phase synchronization using zero crossing sampling digital phase-locked loop
    Pavljasevic, S
    Dawson, F
    PCC-OSAKA 2002: PROCEEDINGS OF THE POWER CONVERSION CONFERENCE-OSAKA 2002, VOLS I - III, 2002, : 665 - 670
  • [45] Transient Stability Impact of the Phase-Locked Loop on Grid-Connected Voltage Source Converters
    Wu, Heng
    Wang, Xiongfei
    2018 INTERNATIONAL POWER ELECTRONICS CONFERENCE (IPEC-NIIGATA 2018 -ECCE ASIA), 2018, : 2673 - 2680
  • [46] Discrete phase-locked loop for three-phase systems
    Escobar, G.
    Ho, C. N. M.
    Pettersson, S.
    Vazquez, G.
    Ordonez-Lopez, E. E.
    IECON 2014 - 40TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2014, : 4947 - 4953
  • [47] Improved Phase-Locked Loop Algorithm for Synchronization Under Grid Faults
    Isakov, Ivana
    Grabic, Stevan
    Todorovic, Ivan
    2018 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (INDEL 2018), 2018,
  • [48] Pattern recognition via synchronization in phase-locked loop neural networks
    Hoppensteadt, FC
    Izhikevich, EM
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 2000, 11 (03): : 734 - 738
  • [49] DIRECT REGENERATIVE PHASE-LOCKED LOOP - A NEW CARRIER SYNCHRONIZATION SYSTEM
    HATA, M
    WANO, T
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1969, 52 (09): : 15 - &
  • [50] Hardware Implementation of a Phase-Locked Loop for Communication Systems
    Kalita, K.
    Handique, J.
    Bezboruah, T.
    IMECS 2009: INTERNATIONAL MULTI-CONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2009, : 403 - +