System I/O optimization with SoC, SiP, PCB co-design

被引：0
|
作者：
Wang, Lance [1 ]
机构：
[1] Zuken USA, Inc., 238 Littleton Road, Westford,MA, United States
来源：
Advancing Microelectronics | 2019年 / 46卷 / 06期
关键词：
Silicon - Integrated circuit design - Silicon compounds - System-in-package - System-on-chip - Timing circuits - Programmable logic controllers - Three dimensional integrated circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：16 / 20
相关论文
共 50 条
  • [1] System I/O Optimization with SoC, SiP, PCB Co-Design
    Mandavia, Humair
    Koga, Kazunari
    Bruening, Ralf
    Kontic, Nikola
    2015 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2015,
  • [2] Chip-Package-PCB Co-Design: Dealing with Harmonic Desensitization in RF SoC/SiP
    Han, Fu-Yi
    Wu, Wen Zhou
    Lee, Herbert
    Hsieh, Tony
    Tang, Tina
    Chen, Nan-Cheng
    2012 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2012, : 113 - 115
  • [3] Chip-Package-PCB Thermal Co-Design for Hot Spot Analysis in SoC
    Chen, Kidd
    Hsu, Ian
    Lee, Chungfa
    2012 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2012, : 215 - 218
  • [4] SoC Design with HW/SW Co-Design Methodology for Wireless Communication System
    Surantha, Nico
    Sutisna, Nana
    Nagao, Yuhei
    Ochi, Hiroshi
    2017 17TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2017,
  • [5] Hardware/Software co-design SoC-system for a Neural Network trained by Particle Swarm Optimization
    Hoshino, Yukinobu
    2017 IEEE 10TH INTERNATIONAL WORKSHOP ON COMPUTATIONAL INTELLIGENCE AND APPLICATIONS (IWCIA), 2017, : 1 - 1
  • [6] Chip-Package-PCB Co-Design for Optimization of Wireless Receiver Performance
    Sun, Ruey-Bo
    Chang, Po-Yang
    Wang, Ting-Kuang
    Hung, Chih-Ming
    2012 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2012, : 116 - 119
  • [7] Co-design for an SoC embedded network controller
    Zou L.-Y.
    Zou X.-C.
    Journal of Zhejiang University-SCIENCE A, 2006, 7 (4): : 591 - 596
  • [8] Co-design for an SoC embedded network controller
    ZOU Lian-ying
    Journal of Zhejiang University Science A(Science in Engineering) , 2006, (04) : 591 - 596
  • [9] μI/O architecture:: A power-aware interconnect circuit design for SoC and SiP
    Kanno, Y
    Mizuno, H
    Oodaira, N
    Yasu, Y
    Yanagisawa, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (04): : 589 - 597
  • [10] Package-silicon co-design - Experiment with an SOC design
    Suresh, PR
    Sundararajan, PK
    Goel, A
    Udayakumar, H
    Srinivasan, C
    Sinari, V
    Ravinutala, R
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 531 - 536
12345