Real-time Virtual-network-trafficmonitoring System with FPGA Accelerator

被引:0
|
作者
Ukon Y. [1 ]
Yoshida S. [2 ]
Ohteru S. [2 ]
Ikeda N. [2 ]
机构
[1] NTT Advanced Technology Corporation, Japan
[2] NTT Device Innovation Center, Japan
来源
NTT Technical Review | 2021年 / 19卷 / 10期
关键词
FPGA; hash-based search; traffic monitoring; virtual network;
D O I
10.53829/ntr202110ra1
中图分类号
学科分类号
摘要
There is a growing demand for a virtual-network-traffic-monitoring system for managing and controlling network services. Such a system must be able to handle high-load processing such as analyzing encapsulated packets and network-traffic classification using many header fields. To visualize network traffic for a virtual machine in real time, we propose a real-time virtual-network-trafficmonitoring system with a field-programmable gate array (FPGA) accelerator. Our system consists of a resource-saving hash-based network-traffic classifier (NTC) that classifies virtual network traffic at high speed using many search conditions. The hash-based NTC reduces memory resources by using a twostep hash search. Our system with this hash-based NTC provides a real-time visualization of multiple statistics such as the number of packets, bytes, microbursts, and histograms of jitter and latency for each virtual machine. To verify the performance of the hash-based NTC, we evaluated the number of searches per input packet. As a result of classifying virtual extensible local area network (VXLAN) packets into 10,000 categories using 17 header fields, the average number of searches executed with the hash-based NTC was about one-fourth that of a search-tree-based NTC. In addition, memory and logic-resource usage of the hash-based NTC were on average about 40 and 80%, respectively, which were less than those of several FPGA-based ternary content addressable memories with the same rules. Finally, we demonstrated that our system with the hash-based NTC visualizes VXLAN traffic for each virtual machine in real time. © 2021 Nippon Telegraph and Telephone Corp.. All rights reserved.
引用
收藏
页码:51 / 60
页数:9
相关论文
共 50 条
  • [1] d FPGA accelerator for real-time skin segmentation
    de Ruijsscher, Bart
    Gaydadjiev, Georgi N.
    Lichtenauer, Jeroen
    Hendriks, Emile
    PROCEEDINGS OF THE 2006 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL TIME MULTIMEDIA, 2006, : 93 - +
  • [2] A Real-Time Naive Bayes Classifier Accelerator on FPGA
    Xue, Zhen
    Wei, Jizeng
    Guo, Wei
    IEEE ACCESS, 2020, 8 (08): : 40755 - 40766
  • [3] Real-time network virtual military simulation system
    Shiau, Yi-Haur
    Liang, Shin-Jye
    11TH INTERNATIONAL CONFERENCE INFORMATION VISUALIZATION, 2007, : 807 - 812
  • [4] An FPGA Accelerator for Real-Time Lossy Compression of Hyperspectral Images
    Bascones, Daniel
    Gonzalez, Carlos
    Mozos, Daniel
    REMOTE SENSING, 2020, 12 (16)
  • [5] A Real-Time Object Detection Accelerator with Compressed SSDLite on FPGA
    Fan, Hongxiang
    Liu, Shuanglong
    Ferianc, Martin
    Ng, Ho-Cheung
    Que, Zhiqiang
    Liu, Shen
    Niu, Xinyu
    Luk, Wayne
    2018 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT 2018), 2018, : 17 - 24
  • [6] FPGA accelerator for real-time SIFT matching with RANSAC support
    Vourvoulakis, John
    Kalomiros, John
    Lygouras, John
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 49 : 105 - 116
  • [7] Real-Time Fixed-Point Hardware Accelerator of Convolutional Neural Network on FPGA Based
    Ozkilbac, Bahadir
    Ozbek, Ibrahim Yucel
    Karacali, Tevhit
    5TH INTERNATIONAL CONFERENCE ON COMPUTING AND INFORMATICS (ICCI 2022), 2022, : 1 - 5
  • [8] Real-Time Virtual Instruments Based On Neural Network System
    Chang, Hon-Hang
    Huang, Chun-Hong
    Lin, Ting-Kuo
    Shih, Timothy K.
    Wu, Shulei
    2015 8TH INTERNATIONAL CONFERENCE ON UBI-MEDIA COMPUTING (UMEDIA) CONFERENCE PROCEEDINGS, 2015, : 163 - 167
  • [9] Haptic Communication System Using FPGA and Real-Time Network Framework
    Tanaka, Hiroyuki
    Ohnishi, Kouhei
    Nishi, Hiroaki
    IECON: 2009 35TH ANNUAL CONFERENCE OF IEEE INDUSTRIAL ELECTRONICS, VOLS 1-6, 2009, : 2769 - +
  • [10] FPGA implementation of a neural network for a real-time hand tracking system
    Krips, M
    Lammert, T
    Kummert, A
    FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 313 - 317