Thermal layout optimization for 3D stacked multichip modules

被引:0
作者
Chen Y. [1 ]
Zhao D. [1 ]
Liu F. [1 ]
Gao J. [1 ]
Zhu H. [2 ]
机构
[1] Beijing Smart-chip Microelectronics Technology Co., Ltd., Beijing
[2] School of Electronics and Information Engineering, Beihang University, Beijing
关键词
Integrated circuits; Layout optimization; Multichip modules; Thermal simulation;
D O I
10.1016/j.mejo.2023.105882
中图分类号
学科分类号
摘要
To satisfy the industry's demand for high storage density in devices of the same size, the multichip stacking packaging technology has emerged. However, 3D stacked multichip modules (MCMs) can lead to higher power and heat flow density, highlighting thermal issues in the packaging structure. This paper utilizes a high-order finite element method (FEM) for efficient simulation of integrated circuits’ thermal problems. Additionally, we propose a particle swarm optimization (PSO) scheme based on dynamic strategies to overcome traditional optimization algorithm limitations, including slow convergence and difficulties in obtaining global optimal solutions. We conducted thermal design optimization on the multichip stacking structure under convection boundary conditions to achieve optimal thermal performance. The proposed multichip stacking collaborative optimization scheme has fast convergence speed, and the optimized multichip layout exhibits minimal temperature differences and balanced heat distribution. © 2023 Elsevier Ltd
引用
收藏
相关论文
共 50 条
[41]   Fast 3D thermal simulation of power module packaging [J].
Swan, Ian R. ;
Bryant, Angus T. ;
Mawby, Philip A. .
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2012, 25 (04) :378-399
[42]   Impact of Radial Defect Clustering on 3D Stacked IC Yield from Wafer to Wafer Stacking [J].
Singh, Eshan .
PROCEEDINGS INTERNATIONAL TEST CONFERENCE 2012, 2012,
[43]   Thermal-aware TSV Repair for Electromigration in 3D ICs [J].
Wang, Shengcheng ;
Tahoori, Mehdi B. ;
Chakrabarty, Krishnendu .
PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, :1291-1296
[44]   3D Thermal Simulation of a Laser Drilling Process with Meshfree Methods [J].
Afrasiabi, Mohamadreza ;
Wegener, Konrad .
JOURNAL OF MANUFACTURING AND MATERIALS PROCESSING, 2020, 4 (02)
[45]   An Automatic Optimization Method for Electrical and Thermal Performance of Stacked DBC Power Module [J].
Hui, Xiaoshuang ;
Ning, Puqi ;
Fan, Tao ;
Kang, Yuhui ;
Wang, Kai ;
Mei, Yunhui .
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2024, 12 (06) :5901-5914
[46]   Multi-chip power module fast thermal modeling for layout optimization [J].
Shook, Brett W. ;
Gong, Zihao ;
Feng, Yongfeng ;
Francis, A. Matthew ;
Mantooth, H. Alan .
Computer-Aided Design and Applications, 2012, 9 (06) :837-846
[47]   Steady-State Thermal Analysis and Layout Optimization of DC/DC Converter [J].
Gao, Cheng ;
Liu, Haitian ;
Huang, Jiaoying ;
Diao, Shenglong .
PROCEEDINGS OF 2014 PROGNOSTICS AND SYSTEM HEALTH MANAGEMENT CONFERENCE (PHM-2014 HUNAN), 2014, :405-409
[48]   3-D Stacked Die: Now or Future? [J].
Bansal, Samta ;
Rey, Juan C. ;
Yang, Andrew ;
Jang, Myung-Soo ;
Lu, L. C. ;
Magarshack, Philippe ;
Pol, Marchal ;
Radojcic, Riko .
PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, :298-299
[49]   Impact of floorplanning and thermal vias placement on temperature in 2D and 3D processors [J].
Zajac, Piotr ;
Galicia, Melvin ;
Maj, Cezary ;
Napieralski, Andrzej .
MICROELECTRONICS JOURNAL, 2016, 52 :40-48
[50]   Optimization of 3-D IC Routing Based on Thermal Equalization Analysis [J].
Liu, Le ;
Wang, Fengjuan ;
Yin, Xiangkun ;
Sun, Chuanhong ;
Li, Xiang ;
Li, Yue ;
Yu, Ningmei ;
Yang, Yuan .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2024, 24 (02) :250-259