Thermal layout optimization for 3D stacked multichip modules

被引:0
作者
Chen Y. [1 ]
Zhao D. [1 ]
Liu F. [1 ]
Gao J. [1 ]
Zhu H. [2 ]
机构
[1] Beijing Smart-chip Microelectronics Technology Co., Ltd., Beijing
[2] School of Electronics and Information Engineering, Beihang University, Beijing
关键词
Integrated circuits; Layout optimization; Multichip modules; Thermal simulation;
D O I
10.1016/j.mejo.2023.105882
中图分类号
学科分类号
摘要
To satisfy the industry's demand for high storage density in devices of the same size, the multichip stacking packaging technology has emerged. However, 3D stacked multichip modules (MCMs) can lead to higher power and heat flow density, highlighting thermal issues in the packaging structure. This paper utilizes a high-order finite element method (FEM) for efficient simulation of integrated circuits’ thermal problems. Additionally, we propose a particle swarm optimization (PSO) scheme based on dynamic strategies to overcome traditional optimization algorithm limitations, including slow convergence and difficulties in obtaining global optimal solutions. We conducted thermal design optimization on the multichip stacking structure under convection boundary conditions to achieve optimal thermal performance. The proposed multichip stacking collaborative optimization scheme has fast convergence speed, and the optimized multichip layout exhibits minimal temperature differences and balanced heat distribution. © 2023 Elsevier Ltd
引用
收藏
相关论文
共 50 条
[31]   Distribution optimization of thermal through-silicon via for 3D chip based on thermal-mechanic coupling [J].
Guan, Xiaonan ;
Xi, Kun ;
Xie, Zhihui ;
Zhang, Jian ;
Lu, Zhuoqun ;
Ge, Yanlin .
MICROELECTRONICS JOURNAL, 2023, 134
[32]   From Printed Devices to Vertically Stacked, 3D Flexible Hybrid Systems [J].
Liu, Fengyuan ;
Christou, Adamos ;
Dahiya, Abhishek Singh ;
Dahiya, Ravinder .
ADVANCED MATERIALS, 2025, 37 (10)
[33]   Increase Power Density and Simplify Designs with 3D SiP Modules [J].
Moss, Jim ;
Chaudhry, Usman ;
Kummerl, Steven ;
DeVries, Charles .
2016 INTERNATIONAL SYMPOSIUM ON 3D POWER ELECTRONICS INTEGRATION AND MANUFACTURING (3D-PEIM), 2016,
[34]   COMPUTER VISION FOR AUTOMATIC INSPECTION OF COMPLEX METAL PATTERNS ON MULTICHIP MODULES (MCM-D) [J].
SEAMAN, ME ;
ECONOMIKOS, L .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1995, 18 (04) :675-684
[35]   Electrothermal simulation of multichip-modules with novel transient thermal model and time-dependent boundary conditions [J].
Gerstenmaier, YC ;
Castellazzi, A ;
Wachutka, GKM .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2006, 21 (01) :45-55
[36]   Component Layout Optimization of Thermal Engine Used by Underwater Gliders [J].
He, Zhigang ;
Yang, Yanan ;
Niu, Wendong ;
Wang, Yanhui ;
Zhang, Hongwei ;
Liu, Yuhong ;
Wu, Zhiliang .
2012 OCEANS, 2012,
[37]   Layout Optimization of Solar Array for Stratospheric Airship with Thermal Effect [J].
Wu, Yifei ;
Lv, Mingyun ;
Cui, Erqiang ;
Zhu, Ming .
PROCEEDINGS OF 2018 9TH INTERNATIONAL CONFERENCE ON MECHANICAL AND AEROSPACE ENGINEERING (ICMAE 2018), 2018, :85-89
[38]   High Thermal Conductivity Insulators for Thermal Management in 3D Integrated Circuits [J].
Koroglu, Cagil ;
Pop, Eric .
IEEE ELECTRON DEVICE LETTERS, 2023, 44 (03) :496-499
[39]   CENTIP3DE: A 64-CORE, 3D STACKED NEAR-THRESHOLD SYSTEM [J].
Dreslinski, Ronald G. ;
Fick, David ;
Giridhar, Bharan ;
Kim, Gyouho ;
Seo, Sangwon ;
Fojtik, Matthew ;
Satpathy, Sudhir ;
Lee, Yoonmyung ;
Kim, Daeyeon ;
Liu, Nurrachman ;
Wieckowski, Michael ;
Chen, Gregory ;
Sylvester, Dennis ;
Blaauw, David ;
Mudge, Trevor .
IEEE MICRO, 2013, 33 (02) :8-16
[40]   Efficient 3D truss topology optimization for aeronautical structures [J].
Stragiotti, Enrico ;
Irisarri, Francois-Xavier ;
Julien, Cedric ;
Morlier, Joseph .
STRUCTURAL AND MULTIDISCIPLINARY OPTIMIZATION, 2024, 67 (03)