Thermal layout optimization for 3D stacked multichip modules

被引:0
作者
Chen Y. [1 ]
Zhao D. [1 ]
Liu F. [1 ]
Gao J. [1 ]
Zhu H. [2 ]
机构
[1] Beijing Smart-chip Microelectronics Technology Co., Ltd., Beijing
[2] School of Electronics and Information Engineering, Beihang University, Beijing
关键词
Integrated circuits; Layout optimization; Multichip modules; Thermal simulation;
D O I
10.1016/j.mejo.2023.105882
中图分类号
学科分类号
摘要
To satisfy the industry's demand for high storage density in devices of the same size, the multichip stacking packaging technology has emerged. However, 3D stacked multichip modules (MCMs) can lead to higher power and heat flow density, highlighting thermal issues in the packaging structure. This paper utilizes a high-order finite element method (FEM) for efficient simulation of integrated circuits’ thermal problems. Additionally, we propose a particle swarm optimization (PSO) scheme based on dynamic strategies to overcome traditional optimization algorithm limitations, including slow convergence and difficulties in obtaining global optimal solutions. We conducted thermal design optimization on the multichip stacking structure under convection boundary conditions to achieve optimal thermal performance. The proposed multichip stacking collaborative optimization scheme has fast convergence speed, and the optimized multichip layout exhibits minimal temperature differences and balanced heat distribution. © 2023 Elsevier Ltd
引用
收藏
相关论文
共 50 条
[21]   Optimization analysis of thermal network layout [J].
Ren, JX ;
Zhang, XR ;
Wu, H ;
Liang, XG ;
Guo, ZY .
HEAT TRANSFER SCIENCE AND TECHNOLOGY 2000, 2000, :837-842
[22]   Interconnect Test for 3D Stacked Memory-on-Logic [J].
Taouil, Mottaqiallah ;
Masadeh, Mahmoud ;
Hamdioui, Said ;
Marinissen, Erik Jan .
2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
[23]   3D integrated circuit layout visualization using VRML [J].
Indrusiak, LS ;
Reis, RAD .
FUTURE GENERATION COMPUTER SYSTEMS, 2001, 17 (05) :503-511
[24]   3D integrated circuit layout visualization using VRML [J].
Indrusiak, LS ;
Reis, RAD .
PROCEEDINGS OF THE 1999 INTERNATIONAL CONFERENCE ON WEB-BASED MODELING AND SIMULATION, 1999, 31 (03) :177-181
[25]   LAYOUT OPTIMIZATION OF POWER MODULES USING A SEQUENTIALLY COUPLED APPROACH [J].
Hammadi, M. ;
Choley, J. Y. ;
Penas, O. ;
Louati, J. ;
Riviere, A. ;
Haddar, M. .
INTERNATIONAL JOURNAL OF SIMULATION MODELLING, 2011, 10 (03) :122-132
[26]   Full-chip layout optimization for photo process window improvement of 3D NAND metal routing level [J].
Digaum, Jennefir L. ;
Kim, Hung-Eil ;
Christensen, Eric ;
Sanchez, Hamilton ;
Islam, Moydul .
DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XIII, 2019, 10962
[27]   A Method to Derive the Coupling Thermal Resistances at Junction-to-Case Level in Multichip Power Modules [J].
Liu, Guoyou ;
Li, Xiang ;
Wang, Yangang ;
Huang, Xuejiao ;
Chang, Guiqin ;
Luo, Haihui .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2023, 38 (02) :1747-1756
[28]   Layout-Dominated Dynamic Current Balancing Analysis of Multichip SiC Power Modules Based on Coupled Parasitic Network Model [J].
Ge, Yuxin ;
Wang, Zhiqiang ;
Yang, Yayong ;
Qian, Cheng ;
Xin, Guoqing ;
Shi, Xiaojie .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2023, 38 (02) :2240-2251
[29]   3-D Layout Optimization of Wind Turbines Considering Fatigue Distribution [J].
Huang, Lingling ;
Tang, Hua ;
Zhang, Kaihua ;
Fu, Yang ;
Liu, Yang .
IEEE TRANSACTIONS ON SUSTAINABLE ENERGY, 2020, 11 (01) :126-135
[30]   Multi-attention-powered learning genetic algorithm for real-world 3D wind farm layout optimization [J].
Yang, Jiaru ;
Song, Yaotong ;
Ding, Weiping ;
Tang, Jun ;
Lei, Zhenyu ;
Gao, Shangce .
SWARM AND EVOLUTIONARY COMPUTATION, 2025, 97