Thermal layout optimization for 3D stacked multichip modules

被引:0
|
作者
Chen Y. [1 ]
Zhao D. [1 ]
Liu F. [1 ]
Gao J. [1 ]
Zhu H. [2 ]
机构
[1] Beijing Smart-chip Microelectronics Technology Co., Ltd., Beijing
[2] School of Electronics and Information Engineering, Beihang University, Beijing
关键词
Integrated circuits; Layout optimization; Multichip modules; Thermal simulation;
D O I
10.1016/j.mejo.2023.105882
中图分类号
学科分类号
摘要
To satisfy the industry's demand for high storage density in devices of the same size, the multichip stacking packaging technology has emerged. However, 3D stacked multichip modules (MCMs) can lead to higher power and heat flow density, highlighting thermal issues in the packaging structure. This paper utilizes a high-order finite element method (FEM) for efficient simulation of integrated circuits’ thermal problems. Additionally, we propose a particle swarm optimization (PSO) scheme based on dynamic strategies to overcome traditional optimization algorithm limitations, including slow convergence and difficulties in obtaining global optimal solutions. We conducted thermal design optimization on the multichip stacking structure under convection boundary conditions to achieve optimal thermal performance. The proposed multichip stacking collaborative optimization scheme has fast convergence speed, and the optimized multichip layout exhibits minimal temperature differences and balanced heat distribution. © 2023 Elsevier Ltd
引用
收藏
相关论文
共 50 条
  • [1] Thermal for 3D stacked modules✩
    Chen, Yanning
    Zhao, Dongyan
    Liu, Fang
    Gao, Jie
    Zhu, Hui
    MICROELECTRONICS JOURNAL, 2023, 139
  • [2] Thermal characterization of stacked aluminum nitride multichip modules
    Tao, YX
    Manickamdalli, R
    Jensen, R
    Devgan, P
    INTERSOCIETY CONFERENCE ON THERMAL PHENOMENA IN ELECTRONIC SYSTEMS - I-THERM V, 1996, : 334 - 340
  • [4] PEEC Method and Hierarchical Approach Towards 3D Multichip Power Module (MCPM) Layout Optimization
    Le, Quang
    Evans, Tristan
    Peng, Yarui
    Mantooth, H. Alan
    2019 IEEE INTERNATIONAL WORKSHOP ON INTEGRATED POWER PACKAGING (IWIPP), 2019, : 131 - 136
  • [5] Layout based full chip thermal simulations of stacked 3D integrated circuits
    Raman, A
    Turowski, M
    Mar, M
    ELECTRONIC AND PHOTONIC PACKAGING, ELECTRICAL SYSTEMS AND PHOTONIC DESIGN AND NANOTECHNOLOGY - 2003, 2003, : 159 - 164
  • [6] Layout-Dominated Electro-Thermal Optimization for Multichip Power Modules with Response Surface and Fourier Series Model
    Chen, Yu
    Zhu, Ankang
    Luo, Haoze
    Li, Wuhua
    He, Xiangning
    Yu, Hongbin
    Zhang, Benben
    Zhao, Yi
    2023 IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, APEC, 2023, : 1594 - 1599
  • [7] 3D multichip module
    Technical Univ of Berlin, Berlin, Germany
    Int J Microcircuits Electron Packag, 4 (394-400):
  • [8] Micro heat pipes for stacked 3D microelectronic modules
    Khandekar, S
    Groll, M
    Luckchoura, V
    Findl, W
    Zhuang, J
    ADVANCES IN ELECTRONIC PACKAGING 2003, VOL 2, 2003, : 245 - 251
  • [9] Thermal Management and Processing Optimization for 3D Multi-layer Stacked ICs
    Lofrano, Melina
    Cherman, Vladimir
    Gerets, Carine
    Bex, Pieter
    Beyne, Eric
    2019 25TH INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATIONS OF ICS AND SYSTEMS (THERMINIC 2019), 2019,
  • [10] Study of Response Surface Methodology in Thermal Optimization Design of Multichip Modules
    Zhang, Jian
    Zhang, Donglai
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (12): : 2075 - 2080