共 13 条
[1]
Tan X., Liu Y., Zuo C., Zhang M., A real-time video denoising algorithm with FPGA implementation for Poisson-Gaussian noise, J. Real-Time Image Proc., 13, 2, pp. 327-343, (2017)
[2]
Jelodari P.T., Kordasiabi M.P., Sheikhaei S., Forouzandeh B., FPGA implementation of an adaptive window size image impulse noise suppression system, J. Real-Time Image Proc., 16, 6, pp. 2015-2026, (2019)
[3]
Dabhade S.D., Rathna G.N., Chaudhury K.N., A reconfigurable and scalable FPGA architecture for bilateral filtering, IEEE Trans. Ind. Electron., 65, 2, pp. 1459-1469, (2017)
[4]
Pal C., Kotal A., Samanta A., Chakrabarti A., Ghosh R., An efficient FPGA implementation of optimized anisotropic diffusion filtering of images, Int. J. Reconfig. Comput., (2016)
[5]
Jridi M., Alfalou A., Kumar Meher P., Optimized architecture using a novel subexpression elimination on Loeffler algorithm for DCT-based image compression, VLSI Design, (2012)
[6]
Kim H., No A., Lee H.J., SPIHT algorithm with adaptive selection of compression ratio depending on DWT Coefficients, IEEE Trans. Multimedia, 20, 12, pp. 3200-3211, (2018)
[7]
Huang Z., Zhang X., Chen L., Zhu Y., An F., Wang H., Feng S., A vector-quantization compression circuit with on-chip learning ability for high-speed image sensor, IEEE Access, 5, pp. 22132-22143, (2017)
[8]
Saad A.H., Abdullah M.Z., High-speed implementation of fractal image compression in low cost FPGA, Microprocess. Microsyst., 47, pp. 429-440, (2016)
[9]
Shelke S.K., Patel G.S., Low power high frequency implementation of image filtering using improved median filtering, Int. J. Adv. Sci. Technol., 29, 4s, pp. 1833-1843, (2020)
[10]
Shelke S.K., Patel G.S., Verma B., Analysis of complete image processing system and design of improved compression system, Think India, 22, 16, pp. 1161-1169, (2019)