A 3.7-mW 12.5-MHz 81-dB SNDR 4th-Order Continuous-Time DSM With Single-OTA and 2nd-Order Noise-Shaping SAR

被引：5
|
作者：
Shi, Wei [1 ]
Liu, Jiaxin [2 ]
Mukherjee, Abhishek [1 ]
Yang, Xiangxing [1 ]
Tang, Xiyuan [3 ]
Shen, Linxiao [4 ]
Zhao, Wenda [1 ]
Sun, Nan [1 ,5 ]
机构：
[1] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
[2] Univ Elect Sci & Technol China, Inst Integrated Circuits & Syst, Chengdu 611731, Peoples R China
[3] Peking Univ, Inst Artificial Intelligence, Beijing 100871, Peoples R China
[4] Peking Univ, Sch Integrated Cir, Beijing 100871, Peoples R China
[5] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China
来源：
IEEE OPEN JOURNAL OF THE SOLID-STATE CIRCUITS SOCIETY | 2022年 / 2卷
关键词：
Delta-sigma modulator (DSM); extra loop delay compensation; hybrid; noise-shaping SAR (NS-SAR); DELTA-SIGMA MODULATOR; MHZ BANDWIDTH; ADC; DB; BW;
D O I：
10.1109/OJSSCS.2022.3212333
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This article presents a hybrid 4th-order delta-sigma modulator (DSM). It combines a continuous-time (CT) loop filter and a discrete-time (DT) passive 2nd-order noise-shaping SAR (NS-SAR). Since the 2nd-order NS-SAR is robust against PVT variation, the stability of this 4th-order DSM is similar to that of a 2nd-order CT-DSM. The CT loop filter is based on single-amplifier-biquad (SAB) structure. As a result, only one OTA is used to achieve 4th-order noise shaping, leading to a high power efficiency. Moreover, this work implements both excess-loop delay (ELD) compensation and an input feedforward path inside the NS-SAR in the charge domain, further reducing the circuit complexity and the OTA power. Overall, this work achieves 81-dB SNDR over 12.5 MHz with 3.7-mW power, leading to a Schreier FoM of 176 dB.
引用
收藏
页码：122 / 134
页数：13
相关论文
共 11 条
  • [1] A 3.7mW 12.5MHz 81dB-SNDR 4th-Order CTDSM with Single-OTA and 2nd-Order NS-SAR
    Shi, Wei
    Liu, Jiaxin
    Mukherjee, Abhishek
    Yang, Xiangxing
    Tang, Xiyuan
    Shen, Linxiao
    Zhao, Wenda
    Sun, Nan
    2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 170 - +
  • [2] A 73-dB-SNDR 2nd-Order Noise-Shaping SAR With a Low-Noise Time-Domain Comparator
    Jian, Mingchao
    Zheng, Jiwei
    Kong, Xiangjian
    Sun, Bo
    Guo, Chunbing
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (08) : 3645 - 3649
  • [3] A 50MHz-Bandwidth 70.4dB-SNDR Calibration-Free Time-Interleaved 4th-Order Noise-Shaping SAR ADC
    Jie, Lu
    Zheng, Boyi
    Flynn, Michael P.
    2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2019, 62 : 332 - +
  • [4] A 10 MHz-BW 85 dB-SNDR 4th-order sturdy MASH 2-0 noise shaping SAR ADC with 2nd-order gain-error-shaping technique
    Zhang, Lizhen
    Wu, Jianhui
    ELECTRONICS LETTERS, 2024, 60 (19)
  • [5] A 12 MHz BW, 80 dB SNDR, 83 dB DR, 4 th order CT-ΔΣ modulator with 2nd order noise-shaping and pipelined SAR-VCO based quantizer
    Dey, Siladitya
    Mayaram, Kartikeya
    Fiez, Terri
    2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2019,
  • [6] A 250kHz-BW 93dB-SNDR 4th-Order Noise-Shaping SAR Using Capacitor Stacking and Dynamic Buffering
    Liu, Jiaxin
    Li, Dengquan
    Zhong, Yi
    Tang, Xiyuan
    Sun, Nan
    2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 370 - +
  • [7] A 40kHz-BW 90dB-SNDR Noise-Shaping SAR with 4x Passive Gain and 2nd-Order Mismatch Error Shaping
    Liu, Jiaxin
    Wang, Xing
    Gao, Zijie
    Zhan, Mingtao
    Tang, Xiyuan
    Sun, Nan
    2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), 2020, : 158 - +
  • [8] A 79.1dB-SNDR 20MHz-BW 2nd-Order SAR-Assisted Noise-Shaping Pipeline ADC with Gain and Offset Background Calibrations Based on Convergence Enhanced Split-Over-Time Architecture
    Zhang, Yanbo
    Zhang, Jin
    Liu, Shubin
    Zhu, Zhangming
    Zhu, Yan
    Chan, Chi-hang
    Martins, R. P.
    2021 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2021,
  • [9] A 3.07 mW 30 MHz-BW 73.2 dB-SNDR Time-Interleaved Noise-Shaping SAR ADC With Self-Coupling Second-Order Error-Feedforward
    Zhao, Shulin
    Guo, Mingqiang
    Qi, Liang
    Xu, Dengke
    Wang, Guoxing
    Martins, Rui P.
    Sin, Sai-Weng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2023, 58 (10) : 2722 - 2732
  • [10] A Digitally-Calibrated 70.98dB-SNDR 625kliz-Bandwidth Temperature-Tolerant 2nd-order Noise-Shaping SAR ADC in 65nm CMOS
    Yoon, Jae Sik
    Hong, Jiyoon
    Kim, Jintae
    2019 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2019, : 195 - 196
12