Optimization Algorithm of Dual-port Memory Mapping on FPGA

被引：0
作者：
Xu Y. [1 ,2 ]
Lin Y. [3 ]
Yang H. [1 ,2 ]
机构：
[1] Institute of Electrics, Chinese Academy of Sciences, Beijing
[2] University of Chinese Academy of Sciences, Beijing
[3] Xilinx Incorporated, Beijing
来源：
Yang, Haigang (yanghg@mail.ie.ac.cn) | 1600年 / Science Press卷 / 42期
基金：
中国国家自然科学基金;
关键词：
Area optimization; Delay optimization; Dual-port memory mapping; FPGA; Power optimization;
D O I：
10.11999/JEIT28_dzyxxxb-42-10-2549
中图分类号：
学科分类号：
摘要：
FPGA memory mapping algorithm utilizes distributed storage resources on chip and cooperates with some auxiliary circuits to realize the different needs of users in designing logical storage functions. Previous studies on dual-port memory mapping algorithm are relatively few. There is still much space for improvement in the mapping results by mature commercial EDA tools. An optimization algorithm of dual-port memory mapping is proposed for area, delay and power consumption, and a specific configuration scheme is given. Experiments show that when facing simple storage requirements, the mapping results are consistent with those of commercial tools; when facing complex storage requirements, the mapping results of area optimization and power optimization are improved by at least 50% compared with commercial tools Vivado. © 2020, Science Press. All right reserved.
引用
收藏
页码：2549 / 2556
页数：7
相关论文
共 15 条
  • [1] TRIMBERGER S M., Three ages of FPGAs: A retrospective on the first thirty years of FPGA technology, Proceedings of the IEEE, 103, 3, pp. 318-331, (2015)
  • [2] KUON I, ROSE J., Measuring the gap between FPGAs and ASICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26, 2, pp. 203-215, (2007)
  • [3] WILTON S J E., Architectures and algorithms for Field-Programmable Gate Arrays with embedded memory, (1997)
  • [4] TESSIER R, BETZ V, NETO D, Et al., Power-efficient RAM mapping algorithms for FPGA embedded memory blocks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26, 2, pp. 278-290, (2007)
  • [5] HSU T Y, WANG Tingchi, A generalized network flow based algorithm for power-aware FPGA memory mapping, The 45th ACM/IEEE Design Automation Conference, pp. 30-33, (2008)
  • [6] DU Fangqing, LIN C Y, CUI Xiuhai, Et al., Timing-constrained minimum area/power FPGA memory mapping, The 23rd International Conference on Field programmable Logic and Applications, pp. 1-4, (2013)
  • [7] HO W K C, WILTON S J E., Logical-to-physical memory mapping for FPGAs with dual-port embedded arrays, The 9th International Workshop on Field Programmable Logic and Applications, pp. 111-123, (1999)
  • [8] CONG J, YAN K., Synthesis for FPGAs with embedded memory blocks, 2000 ACM/SIGDA Eighth International Symposium on Field Programmable Gate Arrays, pp. 75-82, (2000)
  • [9] MA Yufei, CAO Yu, VRUDHULA S, Et al., An automatic RTL compiler for high-throughput FPGA implementation of diverse deep convolutional neural networks, The 27th International Conference on Field Programmable Logic and Applications (FPL), pp. 1-8, (2017)
  • [10] GUAN Yijin, LIANG Hao, XU Ningyi, Et al., FP-DNN: An automated framework for mapping deep neural networks onto FPGAs with RTL-HLS hybrid templates, The 25th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 152-159, (2017)
12